Patents by Inventor Satoru Ogihara
Satoru Ogihara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11173122Abstract: Provided is a novel additive for an orally disintegrating tablet which imparts a rapid disintegration property and a tablet hardness to the orally disintegrating tablet and a method for producing the same. An additive for an orally disintegrating tablet according to one embodiment of the present invention includes a D-mannitol, a low-substituted hydroxypropyl cellulose (excluding those having a mean particle size of 20 ?m or less and a substitution degree of the hydroxypropoxy groups of 11%, having a mean particle size of 45 ?m or less and a substitution degree of the hydroxypropoxy groups of 14% and having a mean particle size of 45 ?m or less and a substitution degree of the hydroxypropoxy groups of 11% together with a 90% cumulated particle size of 100 ?m or less), a crospovidone and a crystalline cellulose.Type: GrantFiled: January 25, 2019Date of Patent: November 16, 2021Assignee: SAWAI PHARMACEUTICAL Co., Ltd.Inventors: Yoichi Higashiyama, Wataru Izui, Ayako Harada, Satoru Ogihara, Kenji Nozawa, Hiroaki Kikuoka
-
Patent number: 11167031Abstract: Provided is a novel additive for an orally disintegrating tablet providing quick disintegrability and tablet hardness to the orally disintegrating tablet, and a producing method therefor. According to an embodiment of the present invention, there is provided an additive for an orally disintegrating tablet characterized by including D-mannitol, low-substituted hydroxypropyl cellulose (however, excluding the low-substituted hydroxypropyl cellulose having a mean particle size of 20 ?m or less and a substitution degree of hydroxypropoxy groups of 11%, a mean particle size of 45 ?m or less and a substitution degree of hydroxypropoxy groups of 14%, and a mean particle size of 45 ?m or less and a substitution degree of hydroxypropoxy groups of 11% and a 90% cumulated particle size of 100 ?m or less), crospovidone, and microcrystalline cellulose, wherein the low-substituted hydroxypropyl cellulose and the crospovidone are included in a ratio of 5:4.Type: GrantFiled: March 6, 2019Date of Patent: November 9, 2021Assignee: SAWAI PHARMACEUTICAL Co., Ltd.Inventors: Yoichi Higashiyama, Wataru Izui, Ayako Harada, Satoru Ogihara, Kenji Nozawa, Hiroaki Kikuoka
-
Publication number: 20190201529Abstract: Provided is a novel additive for an orally disintegrating tablet providing quick disintegrability and tablet hardness to the orally disintegrating tablet, and a producing method therefor. According to an embodiment of the present invention, there is provided an additive for an orally disintegrating tablet characterized by including D-mannitol, low-substituted hydroxypropyl cellulose (however, excluding the low-substituted hydroxypropyl cellulose having a mean particle size of 20 ?m or less and a substitution degree of hydroxypropoxy groups of 11%, a mean particle size of 45 ?m or less and a substitution degree of hydroxypropoxy groups of 14%, and a mean particle size of 45 ?m or less and a substitution degree of hydroxypropoxy groups of 11% and a 90% cumulated particle size of 100 ?m or less), crospovidone, and microcrystalline cellulose, wherein the low-substituted hydroxypropyl cellulose and the crospovidone are included in a ratio of 5:4.Type: ApplicationFiled: March 6, 2019Publication date: July 4, 2019Inventors: Yoichi HIGASHIYAMA, Wataru IZUI, Ayako HARADA, Satoru OGIHARA, Kenji NOZAWA, Hiroaki KIKUOKA
-
Publication number: 20190151247Abstract: Provided is a novel additive for an orally disintegrating tablet which imparts a rapid disintegration property and a tablet hardness to the orally disintegrating tablet and a method for producing the same. An additive for an orally disintegrating tablet according to one embodiment of the present invention includes a D-mannitol, a low-substituted hydroxypropyl cellulose (excluding those having a mean particle size of 20 ?m or less and a substitution degree of the hydroxypropoxy groups of 11%, having a mean particle size of 45 ?m or less and a substitution degree of the hydroxypropoxy groups of 14% and having a mean particle size of 45 ?m or less and a substitution degree of the hydroxypropoxy groups of 11% together with a 90% cumulated particle size of 100 ?m or less), a crospovidone and a crystalline cellulose.Type: ApplicationFiled: January 25, 2019Publication date: May 23, 2019Inventors: Yoichi HIGASHIYAMA, Wataru IZUI, Ayako HARADA, Satoru OGIHARA, Kenji NOZAWA, Hiroaki KIKUOKA
-
Patent number: 5350886Abstract: An LSI mounting substrate having a multilayered thin film wiring portion, with the thin film wiring portion being divided into wiring units each composed of a plurality of wiring layers, with the wirings between the units being electrically connected through connecting pads defined in the same surface as that of a surface conductive layer of the unit.Type: GrantFiled: February 25, 1991Date of Patent: September 27, 1994Assignee: Hitachi, Ltd.Inventors: Kunio Miyazaki, Yutaka Sugita, Akio Mukoh, Tadahiko Miyoshi, Osamu Miura, Akio Takahashi, Shunichi Numata, Satoru Ogihara, Kazuji Yamada, Hirokazu Inoue, Fumiyuki Kobayashi
-
Patent number: 5313293Abstract: A display device, which is adapted for time-division driving and is free from occurrence of crosstalk, includes a pair of substrates which are arranged to be opposite to each other and at least one of which is transparent, electrodes provided respectively on surfaces of the substrates facing each other, and a material which is sandwiched between the electrodes and the light transmitting quantity of which is changed by an electric field applied between the electrodes. The electrodes formed on the surfaces of the substrates facing each other constitute scanning electrodes and signal electrodes which intersect each other to form display portions. The signal electrodes constitutes independent electrodes formed independently of each other in units of display portions. Outside leads of the respective independent electrodes are passed through the substrate provided with the electrodes and are led out to the back surface of the substrate.Type: GrantFiled: August 20, 1992Date of Patent: May 17, 1994Assignee: Hitachi, Ltd.Inventors: Jun-ichi Hirakata, Katsumi Kondo, Shuichi Ohara, Masato Isogai, Satoru Ogihara, Naoki Kikuchi
-
Patent number: 5277723Abstract: A method of producing a sintered multi-layer ceramic body used for ceramic parts of various electronic devices such as multi-layer substrates for LSI packaging and highly functional structural materials and by applying a pressure and/or constraining force to an outermost surface of the laminate. The method is featured by the shape of the surfaces to which a pressure and/or constraining force are not applied, ranges of the pressure and/or the constraining force, and the like.Type: GrantFiled: September 19, 1991Date of Patent: January 11, 1994Assignee: Hitachi, Ltd.Inventors: Hironori Kodama, Masahide Okamoto, Hideo Suzuki, Satoru Ogihara, Tadahiko Moyoshi, Fumiyuki Kobayashi
-
Patent number: 5045922Abstract: An installation structure of integrated circuit devices, in which two or more types of integrated circuit devices of different base materials are installed onto the same installation substrate. Since the installation structure has a construction according to different characteristics such as a thermal conductivity, heat generation amount, thermal expansion coefficient and the like of the integrated circuit devices made of different materials, the reliability of each device and its connection and the reduction of the costs required for the cooling method can be presented.Type: GrantFiled: September 17, 1990Date of Patent: September 3, 1991Assignee: Hitachi, Ltd.Inventors: Hironori Kodama, Satoru Ogihara, Hideo Arakawa, Hirokazu Inoue, Yoshiyuki Yasutomi, Tadahiko Miyoshi
-
Patent number: 4998159Abstract: The present invention provides a ceramic laminated circuit substrate which is less in fluctuation of degree of shrinkage at firing and is less in voids and is suitable for formation of functional modules. This substrate comprises a conductor layer and a plurality of ceramic insulating layers wherein said ceramic insulating layers include at least one fiber-containing composite ceramic insulating layer. The present invention further provides a method for making this substrate which comprises preparing fiber-containing composite green sheets by adding to a green sheet raw material at least one of whiskers, glass filaments and chopped strands as fibers, laminating these fiber-containing composite green sheets in such direction that their casting directions are different together with green sheets containing no fibers to form a laminate and firing this laminate.Type: GrantFiled: June 8, 1989Date of Patent: March 5, 1991Assignee: Hitachi, Ltd.Inventors: Hiroichi Shinohara, Hideo Suzuki, Satoru Ogihara, Hideo Arakawa
-
Patent number: 4970577Abstract: A semiconductor chip module includes semiconductor chips each of which has contacts on its entire front face. A multi-layered organic circuit board having a small dielectric constant is provided for mounting the semiconductor chips. Intermediate ceramic substrates having the same thermal expansion coefficient as that of the semiconductor chip, are also provided. Each such intermediate ceramic substrate has contacts on its front and back faces corresponding to those of the semiconductor chip. These contacts are electrically connected directly in a one-to-one relationship. The contacts on the semiconductor chip and the corresponding ones on the front face of the intermediate ceramic substrates are connected by solder. The contacts on the back face of the intermediate ceramic substrate and the corresponding contacts on the front face of the multi-layered ceramic circuit board are connected by respective conductive pins having a predetermined flexibility and rigidity through a predetermined gap therebetween.Type: GrantFiled: April 12, 1989Date of Patent: November 13, 1990Assignee: Hitachi, Ltd.Inventors: Satoru Ogihara, Shunichi Numata, Kunio Miyazaki, Takashi Yokoyama, Ken Takahashi, Tasao Soga, Kazuji Yamada, Hiroichi Shinohara, Hideo Suzuki
-
Patent number: 4965660Abstract: An integrated circuit package produced by bonding a rear surface of an insulating substrate enclosed in the package to a heat sink such as a cooling fin by a resinous adhesive, which may include one or more fillers, having a Young's modulus of 500 kg/cm.sup.2 or less when formed into a film, has high reliability at the bonding portion and withstands without damages even if subjected to thermal shocks.Type: GrantFiled: June 12, 1989Date of Patent: October 23, 1990Assignee: Hitachi, Ltd.Inventors: Satoru Ogihara, Hironori Kodama, Nobuyuki Ushifusa, Kanji Otsuka
-
Patent number: 4954877Abstract: The present invention relates to a chip carrier, on which LSI chips are mounted and a chip carrier is disclosed, in which a region where power source throughholes are arranged and a region where signal throughholes are arranged are separated from each other and a coupling capacitor is formed only in the region where the power source throughholes are arranged with an intention to reduce noise.Type: GrantFiled: August 2, 1989Date of Patent: September 4, 1990Assignee: Hitachi, Ltd.Inventors: Keiichirou Nakanishi, Minoru Yamada, Masakazu Yamamoto, Satoru Ogihara, Hiroichi Shinohara, Hideo Suzuki
-
Patent number: 4943795Abstract: A composite sintered oxide resistor comprising crystal grains of zinc oxide and crystal grains of a zinc oxide compound of other metal or semi-metal element than zinc, and a grain boundary layer having an electric resistance equal to or lower than that of the crystal grains of zinc oxide between the individual crystal grains and which has a very large withstanding capacity against switch surge, a small non-linear coefficient of voltage in the voltage-current characteristics, a positive, smaller resistance-temperature coefficient, and a small percent change in resistivity after heat treatment at 500.degree. C. in the atmosphere.Type: GrantFiled: March 14, 1988Date of Patent: July 24, 1990Assignee: Hitachi, Ltd.Inventors: Takeo Yamazaki, Satoru Ogihara, Tetsuo Kosugi, Shingo Shirakawa, Shinichi Owada
-
Patent number: 4858077Abstract: A condenser-containing, ceramic multi-layer circuit board which comprises a plurality of layers of ceramic insulating material having circuit conductors, throughholes and condensers composed of ceramic dielectric condenser material having a higher dielectric constant than that of the ceramic insulating material and a pair of electrodes sandwiching the ceramic dielectric condenser material, the condensers being in a layer structure with openings concentric to the individual throughholes and having a larger diameter than the diameter of the throughholes with a distance between the condenser opening edges surrounding the corresponding throughholes and the throughhole peripheral edges, thereby forming clearances therebetween and the ceramic insulating material being filled in the clearances between the condenser opening edges and the corresponding throughhole peripheral edges without any contact with the ceramic dielectric condenser material and the throughholes can reduce electric noises owing to the presence ofType: GrantFiled: November 25, 1988Date of Patent: August 15, 1989Assignee: Hitachi, Ltd.Inventors: Hiroichi Shinohara, Hideo Suzuki, Satoru Ogihara
-
Patent number: 4821142Abstract: A ceramic multilayer circuit board comprising ceramic layers and wiring conductor layers laminated alternately, in which the ceramic layer has a thermal expansion coefficient lower than that of the wiring conductor and not lower than one half of that of the conductor layer and is formed from a glass which softens at a temperature not higher than the melting point of the wiring conductor layer; a semiconductor module having a high reliability in its solder joint part comprising said ceramic multilayer circuit board mounted with a ceramic carrier substrate being mounted with a semiconductor device, said board being able to use a silver or copper conductor having a good electro-conductivity; and an amorphous glass powder for said ceramic multilayer circuit board.Type: GrantFiled: June 4, 1987Date of Patent: April 11, 1989Assignee: Hitachi, Ltd.Inventors: Nobuyuki Ushifusa, Hiroichi Shinohara, Kousei Nagayama, Satoru Ogihara, Tasao Soga
-
Patent number: 4796077Abstract: The present invention provides a highly thermal conductive, electrical insulating ceramic body having at least 90% of theoretical density and comprising 20 to 40% by weight of silicon carbide, the balance being substantially aluminum nitride, the silicon carbide containing not more than 0.1 by weight of sum total of boron, aluminum and nitrogen and not more than 0.2% by weight of sum total of iron, titanium, vanadium, chromium and nickel, and the aluminum nitride containing not more than 1% by weight of oxygen and not more than 0.5% by weight of sum total of silicon, iron and magnesium, the sintered body having a thermal conductivity at 20.degree. C. of at least 250 W/m..degree.K, an electrical resistivity at 20.degree. C. of at least 10.sup.10 .OMEGA.. cm, a dielectric strength at 20.degree. C. of at least 20 kV/cm, a dielectric constant at 1 MHz of not more than 10, a bending strength at 20.degree. C. of at least 400 MPa and a fracture toughness at 20.degree. C. of at least 5MN/m.sup.3/2.Type: GrantFiled: August 11, 1987Date of Patent: January 3, 1989Assignee: Hitachi, Ltd.Inventors: Yukio Takeda, Satoru Ogihara
-
Patent number: 4794483Abstract: A magnetic head has a layer of amorphous magnetic alloy arranged to define a magnetic gap therebetween, the layer being bonded with a bonding glass having a viscosity of 10.sup.5 poises or less at a temperature by at least 50.degree. C. lower than the crystallization temperature of the amorphous magnetic alloy, a good water resistance after sintering and a low coefficient of thermal expansion such as 100.times.10.sup.-7 /.degree.C. or less. The bonding glass contains 55 to 70% by weight of V.sub.2 O.sub.5, 17 to 25% by weight of P.sub.2 O.sub.5, 3 to 20% by weight of Sb.sub.2 O.sub.3, 0 to 20% by weight of PbO, 0 to 15% by weight of Tl.sub.2 O, and 0 to 5% by weight of Nb.sub.2 O.sub.5.Type: GrantFiled: October 14, 1986Date of Patent: December 27, 1988Assignee: Hitachi, Ltd.Inventors: Takashi Naitoh, Takashi Namekawa, Seiichi Yamada, Satoru Ogihara, Juichi Morikawa
-
Patent number: 4764233Abstract: This invention provides a ceramic multi-layer circuit board wherein electroconductive patterns and ceramic insulating layers are piled alternately, characterized in that each ceramic insulating layer is a sintered product comprising one or more kinds of silica and a glass. Since the glass has a softening point lower than the melting point of the material of the electroconductive patterns, it enables sintering of the ceramic multi-layer circuit board at low temperatures. The silica is effective for reduction of the dielectric constant of each ceramic insulating layer.Type: GrantFiled: May 12, 1986Date of Patent: August 16, 1988Assignee: Hitachi, Ltd.Inventors: Satoru Ogihara, Nobuyuki Ushifusa
-
Patent number: 4741849Abstract: The glass composition is particularly applicable for ferrite constituents used for a highly efficient magnetic head. The composition essentially consists of (a) 55-70 wt % of V.sub.2 O.sub.5, (b) 18-wt % of P.sub.2 O.sub.5, (c1) up to 10 wt % of at least one alkaline metal oxide selected from Na.sub.2 O, K.sub.2 O, Rb.sub.2 O, and Cs.sub.2 O and (c3) up to 10 wt % of Tl.sub.2 O. The composition is in a non-crystalline state during reheating and has a softening temperature of 310.degree. C.-400.degree. C. and a thermal expansion coefficient of 70-130.times.10.sup.-7 /.degree.C.Type: GrantFiled: January 12, 1987Date of Patent: May 3, 1988Assignee: Hitachi, Ltd.Inventors: Takashi Naito, Takashi Namekawa, Satoru Ogihara
-
Patent number: RE34887Abstract: A ceramic multilayer circuit board comprising ceramic layers and wiring conductor layers laminated alternately, in which the ceramic layer has a thermal expansion coefficient lower than that of the wiring conductor and not lower than one half of that of the conductor layer and is formed from a glass which softens at a temperature not higher than the melting point of the wiring conductor layer; a semiconductor module having a high reliability in its solder joint part comprising said ceramic multilayer circuit board mounted with a ceramic carrier substrate being mounted with a semiconductor device, said board being able to use a silver or copper conductor having a good electro-conductivity; and an amorphous glass powder for said ceramic multilayer circuit board.Type: GrantFiled: April 10, 1991Date of Patent: March 28, 1995Assignee: Hitachi, Ltd.Inventors: Nobuyuki Ushifusa, Hiroichi Shinohara, Kousei Nagayama, Satoru Ogihara, Tasao Soga