Patents by Inventor Satoshi Takaya
Satoshi Takaya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240088880Abstract: According to one embodiment, an electronic circuitry includes a clock generation circuit configured to generate a first clock signal; a first conversion circuit configured to convert an input signal into a first signal having a frequency corresponding to the first clock signal based on the first clock signal; a first electromagnetic field coupler configured to transmit the first signal by electromagnetic field coupling; a second electromagnetic field coupler configured to transmit the first clock signal by electromagnetic field coupling; and a second conversion circuit configured to convert the first signal transmitted by the first electromagnetic field coupler into a second signal having a frequency corresponding to the input signal, based on the first clock signal transmitted by the second electromagnetic field coupler.Type: ApplicationFiled: March 8, 2023Publication date: March 14, 2024Applicants: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Satoshi TAKAYA, Hiroaki ISHIHARA
-
Patent number: 11855617Abstract: an electronic circuit according to an embodiment includes: a generation circuit generating a first clocksignal and a second clocksignal delayed from the first clocksignal; a first coupler transmitting one of the first and the second clocksignals by electromagnetic coupling; a first converter driven by the transmitted clocksignal and converting a first input signal into a first signal of a frequency corresponding to the transmitted clocksignal; a second coupler transmitting the first signal by electromagnetic coupling; a second converter converting the first signal into a second signal of a frequency corresponding to the first input signal with the other of the first and the second clocksignals; an output device outputting the second signal; and a protection circuit connected to a line through which the one of the first and the second clocksignals is transmitted between the first coupler and the first converter.Type: GrantFiled: February 26, 2021Date of Patent: December 26, 2023Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Takaya, Hiroaki Ishihara, Kohei Onizuka
-
Patent number: 11303266Abstract: An electronic circuit according to the embodiment of the present invention includes a first circuit, a second circuit electrically insulated from the first circuit, and a transmitter transmitting a signal between the first and the second circuits. The first circuit receives an input signal, generates a first reference signal, and converts frequencies of the input signal and the first reference signal. The transmitter transmits the frequency-converted input signal and first reference signal to the second circuit. The second circuit converts the frequencies of the transmitted input signal first reference signal to obtain a restored input signal and a restored first reference signal, generates a second reference signal, calculates a gain to be adjusted of the restored input signal based on the restored first reference signal and the second reference signal to adjust the gain of the restored input signal.Type: GrantFiled: February 26, 2021Date of Patent: April 12, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki Ishihara, Satoshi Takaya
-
Publication number: 20220069806Abstract: An electronic circuit according to the embodiment of the present invention includes a first circuit, a second circuit electrically insulated from the first circuit, and a transmitter transmitting a signal between the first and the second circuits. The first circuit receives an input signal, generates a first reference signal, and converts frequencies of the input signal and the first reference signal. The transmitter transmits the frequency-converted input signal and first reference signal to the second circuit. The second circuit converts the frequencies of the transmitted input signal first reference signal to obtain a restored input signal and a restored first reference signal, generates a second reference signal, calculates a gain to be adjusted of the restored input signal based on the restored first reference signal and the second reference signal to adjust the gain of the restored input signal.Type: ApplicationFiled: February 26, 2021Publication date: March 3, 2022Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki ISHIHARA, Satoshi TAKAYA
-
Publication number: 20220004218Abstract: an electronic circuit according to an embodiment includes: a generation circuit generating a first clocksignal and a second clocksignal delayed from the first clocksignal; a first coupler transmitting one of the first and the second clocksignals by electromagnetic coupling; a first converter driven by the transmitted clocksignal and converting a first input signal into a first signal of a frequency corresponding to the transmitted clocksignal; a second coupler transmitting the first signal by electromagnetic coupling; a second converter converting the first signal into a second signal of a frequency corresponding to the first input signal with the other of the first and the second clocksignals; an output device outputting the second signal; and a protection circuit connected to a line through which the one of the first and the second clocksignals is transmitted between the first coupler and the first converter.Type: ApplicationFiled: February 26, 2021Publication date: January 6, 2022Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Satoshi TAKAYA, Hiroaki ISHIHARA, Kohei ONIZUKA
-
Patent number: 11152928Abstract: An electronic circuit according to an embodiment includes a clock generator, a delay element, a first electromagnetic coupler, a first frequency converter, a second electromagnetic coupler, a second frequency converter, a controller and an output device. The clock generator is configured to generate a first clock signal. The delay element is configured to output a second clock signal which has a phase delayed with respect to the first clock signal. The first electromagnetic coupler is configured to transmit one of the first and second clock signals by electromagnetic coupling. The first frequency converter is driven by the one of the first and second clock signals transmitted from the first electromagnetic coupler and is configured to convert a first input signal to a first signal with a first frequency corresponding to the one of the first and second clock signals.Type: GrantFiled: March 10, 2020Date of Patent: October 19, 2021Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Satoshi Takaya, Hiroaki Ishihara
-
Publication number: 20210075410Abstract: An electronic circuit according to an embodiment includes a clock generator, a delay element, a first electromagnetic coupler, a first frequency converter, a second electromagnetic coupler, a second frequency converter, a controller and an output device. The clock generator is configured to generate a first clock signal. The delay element is configured to output a second clock signal which has a phase delayed with respect to the first clock signal. The first electromagnetic coupler is configured to transmit one of the first and second clock signals by electromagnetic coupling. The first frequency converter is driven by the one of the first and second clock signals transmitted from the first electromagnetic coupler and is configured to convert a first input signal to a first signal with a first frequency corresponding to the one of the first and second clock signals.Type: ApplicationFiled: March 10, 2020Publication date: March 11, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Satoshi TAKAYA, Hiroaki ISHIHARA
-
Patent number: 10896708Abstract: According to one embodiment, a magnetic memory device includes a conductive member, a first element portion, and a controller. The conductive member includes a first portion, a second portion, and a third portion between the first portion and the second portion. The first element portion includes a first element, a first interconnect, and a first circuit. The first element includes a first magnetic layer, a first counter magnetic layer, and a first nonmagnetic layer. The first counter magnetic layer is provided between the third portion and the first magnetic layer. The first nonmagnetic layer is provided between the first counter magnetic layer and the first magnetic layer. The first interconnect is electrically connected to the first magnetic layer. The first circuit is electrically connected to the first interconnect. The first circuit includes a first switch, a first capacitance element, a first parallel switch, and a first parallel capacitance element.Type: GrantFiled: January 13, 2020Date of Patent: January 19, 2021Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Katsuhiko Koui, Naoharu Shimomura, Hideyuki Sugiyama, Kazutaka Ikegami, Susumu Takeda, Satoshi Takaya, Shinobu Fujita, Hiroaki Yoda
-
Patent number: 10867649Abstract: According to one embodiment, a magnetic memory device includes a first conductive layer, a first stacked body, and a controller. The first conductive layer includes a first region, a second region, and a third region between the first region and the second region. The first stacked body includes a first magnetic layer, a second magnetic layer provided between the third region and the first magnetic layer in a first direction crossing a second direction, and a first nonmagnetic layer provided between the first magnetic layer and the second magnetic layer. The second direction is from the first region toward the second region. The controller electrically is connected to the first region, the second region, and the first magnetic layer. The controller performs at least first to third operations. In the operations, the controller sets the first stacked body to first to third resistance state.Type: GrantFiled: February 12, 2019Date of Patent: December 15, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yoda, Satoshi Takaya, Yuichi Ohsawa, Naoharu Shimomura, Katsuhiko Koui, Yushi Kato, Shinobu Fujita
-
Patent number: 10853721Abstract: According to an embodiment, a multiplier accumulator includes a controller, a high-order multiplier, a high-order accumulator, a low-order multiplier, and an output unit. The controller is configured to designate each digit within a range of the most significant digit in a coefficient for an input value to a stop digit as a target digit. The high-order multiplier is configured to calculate a high-order multiplication value by multiplying the input value, and a value and a weight of the target digit. The high-order accumulator is configured to calculate a high-order accumulation value by accumulatively adding the high-order multiplication values for input values. The low-order multiplier is configured to calculate a low-order multiplication value by multiplying an input value and a value of a digit smaller than the stop digit. The output unit is configured to output a value determined based on whether the high-order accumulation value exceeds a boundary value.Type: GrantFiled: August 24, 2017Date of Patent: December 1, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Masafumi Mori, Takao Marukame, Tetsufumi Tanamoto, Satoshi Takaya
-
Publication number: 20200279596Abstract: According to one embodiment, a magnetic memory device includes a conductive member, a first element portion, and a controller. The conductive member includes a first portion, a second portion, and a third portion between the first portion and the second portion. The first element portion includes a first element, a first interconnect, and a first circuit. The first element includes a first magnetic layer, a first counter magnetic layer, and a first nonmagnetic layer. The first counter magnetic layer is provided between the third portion and the first magnetic layer. The first nonmagnetic layer is provided between the first counter magnetic layer and the first magnetic layer. The first interconnect is electrically connected to the first magnetic layer. The first circuit is electrically connected to the first interconnect. The first circuit includes a first switch, a first capacitance element, a first parallel switch, and a first parallel capacitance element.Type: ApplicationFiled: January 13, 2020Publication date: September 3, 2020Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoaki INOKUCHI, Katsuhiko KOUI, Naoharu SHIMOMURA, Hideyuki SUGIYAMA, Kazutaka IKEGAMI, Susumu TAKEDA, Satoshi TAKAYA, Shinobu FUJITA, Hiroaki YODA
-
Patent number: 10748595Abstract: According to one embodiment, a magnetic memory includes: a memory area; a first memory unit disposed in the memory area and including h first magnetoresistive effect elements arrayed on a first conductive layer; and a first circuit configured to receive i-bit first data, convert the first data into j-bit (j=h) second data, and write the second data in the first memory unit. The second data includes m first values and (j?m) second values, and m and j have a relationship given by “j/2?1?m?j/2+1”.Type: GrantFiled: September 6, 2018Date of Patent: August 18, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Takaya, Kazutaka Ikegami, Shinobu Fujita
-
Publication number: 20200020374Abstract: According to one embodiment, a magnetic memory device includes a first conductive layer, a first stacked body, and a controller. The first conductive layer includes a first region, a second region, and a third region between the first region and the second region. The first stacked body includes a first magnetic layer, a second magnetic layer provided between the third region and the first magnetic layer in a first direction crossing a second direction, and a first nonmagnetic layer provided between the first magnetic layer and the second magnetic layer. The second direction is from the first region toward the second region. The controller electrically is connected to the first region, the second region, and the first magnetic layer. The controller performs at least first to third operations. In the operations, the controller sets the first stacked body to first to third resistance state.Type: ApplicationFiled: February 12, 2019Publication date: January 16, 2020Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki YODA, Satoshi Takaya, Yuichi Ohsawa, Naoharu Shimomura, Katsuhiko Koui, Yushi Kato, Shinobu Fujita
-
Patent number: 10459692Abstract: According to one embodiment, a random number generator includes a first circuit which outputs a second oscillation signal having a predetermined duty ratio on the basis of a first oscillation signal, a second circuit which latches values on the basis of the second oscillation signal and a clock having a frequency lower than a frequency of the second oscillation signal, a third circuit which outputs a control signal on the basis of the values, and a fourth circuit which controls the first circuit on the basis of the control signal.Type: GrantFiled: September 13, 2016Date of Patent: October 29, 2019Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Satoshi Takaya, Shinichi Yasuda, Tetsufumi Tanamoto, Shinobu Fujita
-
Patent number: 10460784Abstract: According to one embodiment, a magnetic memory includes: a memory cell including a first magnetoresistive effect element; a reference circuit including a second magnetoresistive effect element having a first resistance state and a third magnetoresistive effect element having a second resistance state; and a read circuit configured to read data in the memory cell based on a first signal based on an output from the memory cell and a second signal based on an output from the reference circuit. At a time of reading of the data, a first voltage is applied to the first magnetoresistive effect element, and a second voltage higher than the first voltage is applied to the second magnetoresistive effect element and the third magnetoresistive effect element.Type: GrantFiled: August 31, 2018Date of Patent: October 29, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Kazutaka Ikegami, Tomoaki Inokuchi, Satoshi Takaya, Shinobu Fujita
-
Patent number: 10427586Abstract: A head lamp device of a vehicle comprises a pair of lamp units arranged in a direction perpendicular to a forward and rearward direction of a vehicle body, each of the pair of lamp units including at least one light emitting element; and a lighting circuit unit which is supplied with electric power from a power supply and lights the at least one light emitting element, wherein at least a portion of the lighting circuit unit is disposed in a gap formed between the pair of lamp units in the direction in which the pair of lamp units are arranged.Type: GrantFiled: May 9, 2017Date of Patent: October 1, 2019Assignees: KAWASAKI JUKOGYO KABUSHIKI KAISHA, KOITO MANUFACTURING CO., LTD.Inventors: Satoshi Takaya, Akira Saijyo, Hiroyuki Harada
-
Publication number: 20190295621Abstract: According to one embodiment, a magnetic memory includes: a memory cell including a first magnetoresistive effect element; a reference circuit including a second magnetoresistive effect element having a first resistance state and a third magnetoresistive effect element having a second resistance state; and a read circuit configured to read data in the memory cell based on a first signal based on an output from the memory cell and a second signal based on an output from the reference circuit. At a time of reading of the data, a first voltage is applied to the first magnetoresistive effect element, and a second voltage higher than the first voltage is applied to the second magnetoresistive effect element and the third magnetoresistive effect element.Type: ApplicationFiled: August 31, 2018Publication date: September 26, 2019Applicant: Kabushiki Kaisha ToshibaInventors: Kazutaka IKEGAMI, Tomoaki Inokuchi, Satoshi Takaya, Shinobu Fujita
-
Publication number: 20190267066Abstract: According to one embodiment, a magnetic memory includes: a memory area; a first memory unit disposed in the memory area and including h first magnetoresistive effect elements arrayed on a first conductive layer; and a first circuit configured to receive i-bit first data, convert the first data into j-bit (j=h) second data, and write the second data in the first memory unit. The second data includes m first values and (j?m) second values, and m and j have a relationship given by “j/2?1?m?j/2+1”.Type: ApplicationFiled: September 6, 2018Publication date: August 29, 2019Applicant: Kabushiki Kaisha ToshibaInventors: Satoshi Takaya, Kazutaka Ikegami, Shinobu Fujita
-
Patent number: 10283180Abstract: A nonvolatile semiconductor memory includes a resistance-change element having first and second terminals, a transistor having third and fourth terminals and a control terminal, the third terminal being connected to the second terminal, and a first driver electrically connected to the control terminal, applying a first potential to the control terminal in a first write operation, and applying a second potential larger than the first potential to the control terminal in a second write operation.Type: GrantFiled: August 10, 2016Date of Patent: May 7, 2019Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Satoshi Takaya, Hiroki Noguchi, Keiko Abe, Shinobu Fujita
-
Patent number: 10249352Abstract: According to one embodiment, a memory device includes: a memory cell; a read driver configured to supply a read pulse to the memory cell at the time of a read operation for the memory cell; a filter circuit configured to output a second signal in a first frequency domain from a first signal, the first signal being outputted from the memory cell by the read pulse; a hold circuit configured to hold a peak value of the second signal; and a sense amplifier circuit configured to read data from the memory cell based on the peak value.Type: GrantFiled: September 12, 2017Date of Patent: April 2, 2019Assignee: Toshiba Memory CorporationInventors: Satoshi Takaya, Hiroki Noguchi, Shinobu Fujita