Patents by Inventor Satoshi Yoshimura
Satoshi Yoshimura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110101256Abstract: An output circuit includes a bias circuit that operates when a power supply voltage equal to or larger than a predetermined voltage is applied, a differential amplifier circuit that outputs signals according to input differential signals upon receiving a bias current or bias voltage generated when the bias circuit is operated, an output stage circuit that receives differential signals according to an output from the differential amplifier circuit and outputs output signals according to the differential signals, the output stage circuit having fewer number of stages of elements connected in series than the bias circuit, and a pull-down circuit that forcibly sets a level of one of the differential signals received by the output stage circuit to a ground voltage to fix the level of the output signals output from the output stage circuit when the bias current or the bias voltage generated by the bias circuit is not supplied.Type: ApplicationFiled: October 18, 2010Publication date: May 5, 2011Applicant: Renesas Electronics CorporationInventors: Masafumi Shimizu, Satoshi Yoshimura
-
Patent number: 7907376Abstract: A load control device includes a control circuit and a protection circuit. The control circuit controls driving of an electric load. The protection circuit monitors a power supply voltage supplied to the control circuit and stops control of driving the load by the control circuit, when the power supply voltage drops below a threshold value. The protection circuit provides the threshold value with a hysteresis characteristic having a width determined by a product of a wiring resistance of a path for supplying a driving current to the load and a maximum value of the driving current.Type: GrantFiled: March 9, 2007Date of Patent: March 15, 2011Assignee: Denso CorporationInventors: Masao Yamada, Satoshi Yoshimura
-
Publication number: 20100229171Abstract: A management computer to allocate a physical resource in a virtual system includes a section to create a physical source management table including physical resource managing data, a section to create an allocation policy table to manage allocation policies for physical resources, a section to create a configuration information management table to manage Logical PARtition (LPAR) configuration information, and a physical resource allocation judge section to select, based on these tables, an appropriate physical resource be allocated to an LPAR.Type: ApplicationFiled: February 4, 2010Publication date: September 9, 2010Applicant: HITACHI, LTD.Inventors: Satoshi YOSHIMURA, Shinji HOTTA, Yongguang JIN, Toshiki KUNIMI
-
Publication number: 20100026355Abstract: A load drive device for driving an inductive load by PWM controlling a switching element includes synchronization control unit, a synchronization signal input terminal, and a synchronization signal output terminal. The synchronization control unit outputs the PWM signal to the switching element. The synchronization control unit receives a synchronization signal through the input terminal from an exterior. The synchronization control unit outputs the synchronization signal through the output terminal to an exterior. When the synchronization control unit does not receive the synchronization signal, the synchronization control unit outputs the synchronization signal such that a first switching period of the PWM signal is prevented from overlapping with a second switching period of a PWM signal of an external device. When the synchronization control unit receives the synchronization signal, the synchronization control unit generates the PWM signal based on the synchronization signal.Type: ApplicationFiled: July 28, 2009Publication date: February 4, 2010Applicant: DENSO CORPORATIONInventors: Masatoshi Yokai, Satoshi Yoshimura, Kouji Nakamura, Masao Yamada
-
Patent number: 7612511Abstract: A load drive apparatus includes a noise filter, which includes a coil connected in series between a power source and a load, and a switching transistor connected in parallel across the coil, and a control circuit which is operated based on a drive signal. The control circuit turns on the switching transistor of the noise filter in case of subjecting the load to a full-on drive, thereby to short-circuit the coil and to form a power supply path including the switching transistor without the coil. The control circuit turns off the switching transistor of the noise filter in case of subjecting the load to a PWM drive, thereby to form a power supply path including the coil.Type: GrantFiled: April 5, 2007Date of Patent: November 3, 2009Assignee: Denso CorporationInventors: Masatoshi Youkai, Satoshi Yoshimura, Akira Andoh
-
Publication number: 20090271655Abstract: The invention is to provide a failover method for improving overall reliability of a system including a large number of servers. Priorities set based on operating statuses of respective servers and shared devices capable of communicating with the respective servers in a failover system are stored in a storage portion while the priorities are associated with the respective servers, so that a failure processing portion of a management server retrieves a server based on the priorities and designates the retrieved server as a spare server when a failure occurs in one of the servers.Type: ApplicationFiled: April 20, 2009Publication date: October 29, 2009Applicant: HITACHI, LTD.Inventors: Shinji HOTTA, Satoshi YOSHIMURA, Toshiki KUNIMI, Kouji MASUDA
-
Patent number: 7542326Abstract: A semiconductor memory device comprises an array of memory cells each comprising a variable resistance element and a cell access transistor, and a voltage supplying means for applying the first voltage between the bit and source lines connected to the selected memory cell, the third voltage to the word line to apply the first write voltage between the two ports of the variable resistance element for shifting the resistance from the first state to the second state, and the second voltage opposite in polarity to the first voltage between the bit and source lines, the third voltage to the word line to apply the second write voltage opposite in polarity to and different in the absolute value from the first write voltage between the two ports for shifting the resistance from the second state to the first state, the voltage supplying means comprising an n-channel MOSFET and a p-channel MOSFET.Type: GrantFiled: August 13, 2007Date of Patent: June 2, 2009Assignee: Sharp Kabushiki KaishaInventors: Satoshi Yoshimura, Shinichi Sato, Satoru Yamagata, Shinji Horii
-
Publication number: 20090109588Abstract: A load driver includes a transistor coupled in series with a load, a control circuit for controlling the transistor, and a wire break detection circuit. The wire break detection circuit includes a current detection device and a wire break detection device. The current detection device is coupled between a first point in a wire connecting the control circuit to a ground terminal and a second point in a path through which a load current flows. The wire break detection device determines that a break occurs in the wire, when the current detection device detects an electric current flowing from the first point to the second point.Type: ApplicationFiled: October 9, 2008Publication date: April 30, 2009Applicant: DENSO CORPORATIONInventors: Tsutomu Hayama, Satoshi Yoshimura, Tsutomu Yonei
-
Publication number: 20090099797Abstract: A method to produce an optical module, in particular, a module to transmit an analog data to enhance a yield thereof is disclosed. The method comprises (a) taking an I-L characteristic and its slope efficiency, (b) taking a gradient of a linear approximation between the slope efficiency and a current applied to an LD, and (c) taking an optimum current for the CSO characteristic as varying the current. Steps (a) to (c) give a correlation between the gradient of the linear approximation and the optimum current and are performed in advance to the practical production.Type: ApplicationFiled: September 23, 2008Publication date: April 16, 2009Inventors: Takashi Kounosu, Satoshi Yoshimura, Shin Satoh, Masaki Furumai
-
Publication number: 20080297079Abstract: A rotor position detecting circuit includes a first position detecting circuit having a low-pass filter that shapes up phase voltage induced in a phase coil and a first comparator that compares the output voltage of the low-pass filter with a threshold level to form a first rotor position signal, and a second position detecting circuit having a second comparator that compares the phase voltage with a threshold voltage and a control unit that digitally processes the output voltage of the second comparator to form a second rotor position signal. The control unit corrects the first rotor position signal by the second rotor position signal to provide a final rotor position signal when the rotation speed of the brushless DC motor is in a measurable range.Type: ApplicationFiled: May 13, 2008Publication date: December 4, 2008Applicant: DENSO CORPORATIONInventors: Atsushi Kanamori, Satoshi Yoshimura
-
Patent number: 7453679Abstract: An inverter apparatus includes an inverter circuit, a temperature sensor, and a control circuit. The inverter circuit is driven by a PWM signal and includes switching elements that are divided in first and second groups. The temperature sensor detects a temperature of at least one of the switching elements of the first group. The control circuit controls a duty cycle of the PWM signal such that a first value of heat generated in the first group is equal to or greater than a second value of heat generated in the second group. The control circuit performs an overheat protection for protecting the inverter circuit from overheating when the detected temperature is equal to or greater than a threshold temperature.Type: GrantFiled: February 22, 2007Date of Patent: November 18, 2008Assignee: Denso CorporationInventors: Masatoshi Yokai, Satoshi Yoshimura, Akira Ando
-
Publication number: 20080247108Abstract: A load drive device is provided for outputting a control signal to a driving transistor and for driving a load by switching, the driving transistor and the load being connected in series between a direct current power source and ground. The load drive device includes a reverse connection protection unit which is provided in a line leading from a negative side of the direct current power source, and which blocks a current flowing therethrough when the direct current power source is connected in reverse. A failure detection is performed by a failure detection process by monitoring a change of a current flowing via the reverse connection protection unit during the driving transistor is in a conduction state.Type: ApplicationFiled: February 12, 2008Publication date: October 9, 2008Applicant: DENSO CORPORATIONInventors: Akira Ando, Satoshi Yoshimura
-
Publication number: 20080049487Abstract: A semiconductor memory device comprises an array of memory cells each comprising a variable resistance element and a cell access transistor, and a voltage supplying means for applying the first voltage between the bit and source lines connected to the selected memory cell, the third voltage to the word line to apply the first write voltage between the two ports of the variable resistance element for shifting the resistance from the first state to the second state, and the second voltage opposite in polarity to the first voltage between the bit and source lines, the third voltage to the word line to apply the second write voltage opposite in polarity to and different in the absolute value from the first write voltage between the two ports for shifting the resistance from the second state to the first state, the voltage supplying means comprising an n-channel MOSFET and a p-channel MOSFET.Type: ApplicationFiled: August 13, 2007Publication date: February 28, 2008Applicant: SHARP KABUSHIKI KAISHAInventors: Satoshi Yoshimura, Shinichi Sato, Satoru Yamagata, Shinji Horii
-
Publication number: 20070241702Abstract: A load drive apparatus includes a noise filter, which includes a coil connected in series between a power source and a load, and a switching transistor connected in parallel across the coil, and a control circuit which is operated based on a drive signal. The control circuit turns on the switching transistor of the noise filter in case of subjecting the load to a full-on drive, thereby to short-circuit the coil and to form a power supply path including the switching transistor without the coil. The control circuit turns off the switching transistor of the noise filter in case of subjecting the load to a PWM drive, thereby to form a power supply path including the coil.Type: ApplicationFiled: April 5, 2007Publication date: October 18, 2007Applicant: DENSO CORPORATIONInventors: Masatoshi Youkai, Satoshi Yoshimura, Akira Andoh
-
Publication number: 20070230224Abstract: A load control device includes a control circuit and a protection circuit. The control circuit controls driving of an electric load. The protection circuit monitors a power supply voltage supplied to the control circuit and stops control of driving the load by the control circuit, when the power supply voltage drops below a threshold value. The protection circuit provides the threshold value with a hysteresis characteristic having a width determined by a product of a wiring resistance of a path for supplying a driving current to the load and a maximum value of the driving current.Type: ApplicationFiled: March 9, 2007Publication date: October 4, 2007Applicant: DENSO CORPORATIONInventors: Masao Yamada, Satoshi Yoshimura
-
Patent number: D564468Type: GrantFiled: March 27, 2007Date of Patent: March 18, 2008Assignee: Victor Company of Japan, LimitedInventor: Satoshi Yoshimura
-
Patent number: D565520Type: GrantFiled: June 13, 2006Date of Patent: April 1, 2008Assignee: Victor Company of Japan, LimitedInventors: Satoshi Yoshimura, Kenichi Kanou, Tetsutaka Fujimoto
-
Patent number: D584706Type: GrantFiled: June 18, 2007Date of Patent: January 13, 2009Assignee: Victor Company of Japan, LimitedInventors: Satoshi Yoshimura, Makoto Kitou
-
Patent number: D591250Type: GrantFiled: November 7, 2008Date of Patent: April 28, 2009Assignee: Victor Company of Japan, LimitedInventor: Satoshi Yoshimura
-
Patent number: D626923Type: GrantFiled: February 26, 2009Date of Patent: November 9, 2010Assignee: Victor Company of Japan, LimitedInventors: Satoshi Yoshimura, Kenichi Kanou