Patents by Inventor Scott Gatzemeier
Scott Gatzemeier has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8400844Abstract: Methods, memory devices and systems are disclosed. In one embodiment, a non-volatile memory device receives command signals through the same input/output terminals that receive address signals and write data signals and transmit read data signals. The input/output terminals are connected to a multiplexer, which is responsive to a received mode control signal to couple the input/output terminals to either a command bus or an input/output bus. A latch in the memory device latches the command signals when the mode control signal causes the input/output terminals to be coupled to the input/output bus. As a result, the command signals continue to be applied to the command bus. When the mode control signal causes the input/output terminals to be coupled to the input/output bus, write data signals are clocked into the memory device and read data signals are clocked out of the memory device responsive to a received clock signal.Type: GrantFiled: September 21, 2011Date of Patent: March 19, 2013Assignee: Micron Technology, Inc.Inventors: Scott Gatzemeier, Wallace Fister, Adam Johnson, Ben Louie
-
Publication number: 20120008404Abstract: Methods, memory devices and systems are disclosed. In one embodiment, a non-volatile memory device receives command signals through the same input/output terminals that receive address signals and write data signals and transmit read data signals. The input/output terminals are connected to a multiplexer, which is responsive to a received mode control signal to couple the input/output terminals to either a command bus or an input/output bus. A latch in the memory device latches the command signals when the mode control signal causes the input/output terminals to be coupled to the input/output bus. As a result, the command signals continue to be applied to the command bus. When the mode control signal causes the input/output terminals to be coupled to the input/output bus, write data signals are clocked into the memory device and read data signals are clocked out of the memory device responsive to a received clock signal.Type: ApplicationFiled: September 21, 2011Publication date: January 12, 2012Applicant: Micron Technology, Inc.Inventors: Scott Gatzemeier, Wallace Fister, Adam Johnson, Ben Louie
-
Patent number: 8072820Abstract: Methods, memory devices and systems are disclosed. In one embodiment, a non-volatile memory device receives command signals through the same input/output terminals that receive address signals and write data signals and transmit read data signals. The input/output terminals are connected to a multiplexer, which is responsive to a received mode control signal to couple the input/output terminals to either a command bus or an input/output bus. A latch in the memory device latches the command signals when the mode control signal causes the input/output terminals to be coupled to the input/output bus. As a result, the command signals continue to be applied to the command bus. When the mode control signal causes the input/output terminals to be coupled to the input/output bus, write data signals are clocked into the memory device and read data signals are clocked out of the memory device responsive to a received clock signal.Type: GrantFiled: June 8, 2009Date of Patent: December 6, 2011Assignee: Micron Technology, Inc.Inventors: Scott Gatzemeier, Wallace Fister, Adam Johnson, Ben Louie
-
Publication number: 20090238009Abstract: Methods, memory devices and systems are disclosed. In one embodiment, a non-volatile memory device receives command signals through the same input/output terminals that receive address signals and write data signals and transmit read data signals. The input/output terminals are connected to a multiplexer, which is responsive to a received mode control signal to couple the input/output terminals to either a command bus or an input/output bus. A latch in the memory device latches the command signals when the mode control signal causes the input/output terminals to be coupled to the input/output bus. As a result, the command signals continue to be applied to the command bus. When the mode control signal causes the input/output terminals to be coupled to the input/output bus, write data signals are clocked into the memory device and read data signals are clocked out of the memory device responsive to a received clock signal.Type: ApplicationFiled: June 8, 2009Publication date: September 24, 2009Applicant: Micron Technology, Inc.Inventors: SCOTT GATZEMEIER, Wallace Fister, Adam Johnson, Ben Louie
-
Patent number: 7554858Abstract: Methods, memory devices and systems are disclosed. In one embodiment, a non-volatile memory device receives command signals through the same input/output terminals that receive address signals and write data signals and transmit read data signals. The input/output terminals are connected to a multiplexer, which is responsive to a received mode control signal to couple the input/output terminals to either a command bus or an input/output bus. A latch in the memory device latches the command signals when the mode control signal causes the input/output terminals to be coupled to the input/output bus. As a result, the command signals continue to be applied to the command bus. When the mode control signal causes the input/output terminals to be coupled to the input/output bus, write data signals are clocked into the memory device and read data signals are clocked out of the memory device responsive to a received clock signal.Type: GrantFiled: August 10, 2007Date of Patent: June 30, 2009Assignee: Micron Technology, Inc.Inventors: Scott Gatzemeier, Wallace Fister, Adam Johnson, Ben Louie
-
Publication number: 20090040837Abstract: Methods, memory devices and systems are disclosed. In one embodiment, a non-volatile memory device receives command signals through the same input/output terminals that receive address signals and write data signals and transmit read data signals. The input/output terminals are connected to a multiplexer, which is responsive to a received mode control signal to couple the input/output terminals to either a command bus or an input/output bus. A latch in the memory device latches the command signals when the mode control signal causes the input/output terminals to be coupled to the input/output bus. As a result, the command signals continue to be applied to the command bus. When the mode control signal causes the input/output terminals to be coupled to the input/output bus, write data signals are clocked into the memory device and read data signals are clocked out of the memory device responsive to a received clock signal.Type: ApplicationFiled: August 10, 2007Publication date: February 12, 2009Applicant: Micron Technology, Inc.Inventors: Scott Gatzemeier, Wallace Fister, Adam Johnson, Ben Louie
-
Publication number: 20070288793Abstract: A method of testing, polling and trimming memory pages in different memory banks simultaneously is presented, using a cache memory located in each one of the memory banks. The cache memory is at least as large as the individual memory pages and is used to record the programming voltage required to obtain the specified programming speed as well as the location of defective memory elements. A local on chip state machine may be used to accelerate the programming rate, and there may be a state machine per memory bank. With such an arrangement, the amount of testing time at wafer probe and final packaged device test may be reduced up to 40%, depending upon the number of memory pages tested in parallel.Type: ApplicationFiled: August 23, 2007Publication date: December 13, 2007Inventors: Scott Gatzemeier, June Lee
-
Publication number: 20070266276Abstract: A memory device is tested by programming a plurality of pages of a memory block of the memory device, determining a programming time for each page, determining a total programming time for the memory block, passing the memory block if the total programming time for the memory block is less than or equal to a first predetermined time, and failing the memory block if the total programming time for the memory block exceeds the first predetermined time or the programming time for any one of the pages exceeds a second predetermined time.Type: ApplicationFiled: April 12, 2006Publication date: November 15, 2007Inventors: Scott Gatzemeier, Joemar Sinipete, Nevil Gajera, Mark Hawes
-
Publication number: 20070263464Abstract: A method of testing, polling and trimming memory pages in different memory banks simultaneously is presented, using a cache memory located in each one of the memory banks. The cache memory is at least as large as the individual memory pages and is used to record the programming voltage required to obtain the specified programming speed as well as the location of defective memory elements. A local on chip state machine may be used to accelerate the programming rate, and there may be a state machine per memory bank. With such an arrangement, the amount of testing time at wafer probe and final packaged device test may be reduced up to 40%, depending upon the number of memory pages tested in parallel.Type: ApplicationFiled: May 10, 2006Publication date: November 15, 2007Inventors: Scott Gatzemeier, June Lee
-
Publication number: 20070225928Abstract: Methods and structures are described to provide trims for die on a wafer. The trims are set on a die-by-die basis instead of a wafer basis. Accordingly, the individual die are more finely tuned and more die operate at the target specifications so that yield is increased. In an embodiment, the odd and even blocks of each non volatile memory die are erased and then programmed to test the program time. Statistical analysis of the tested program times is performed. Based on this analysis the trim values are determined and programmed into the die. Accordingly, each die on a wafer has its individual trim settings.Type: ApplicationFiled: March 23, 2006Publication date: September 27, 2007Inventors: Scott Gatzemeier, Joemar Sinipete, Robert Ringhofer, Nevil Gajera, Mark Hawes
-
Publication number: 20070168790Abstract: An apparatus and a method are disclosed for reducing the pin driver count required for testing computer memory devices, specifically Rambus DRAM, while a die is on a semiconductor wafer. By reducing the pin count, more DRAMs can be tested at the same time, thereby reducing test cost and time. One preferred embodiment utilizes a trailing edge of a precharge clock to select a new active bank address, so that the address line required to select a new active address does not have to be accessed at the same time as the row lines.Type: ApplicationFiled: June 2, 2006Publication date: July 19, 2007Inventors: Chris Cooper, Siang Giam, Jerry McBride, Scott Gatzemeier, Scott Ayres, David Brown
-
Publication number: 20070019480Abstract: A memory device compares, within the memory device, a signal indicative of a current drawn by one or more select lines to a reference signal, and indicates whether the signal indicative of the current drawn by the one or more select lines exceeds the reference signal.Type: ApplicationFiled: July 20, 2005Publication date: January 25, 2007Inventors: Dustin Conner, Mark Hutchinson, Scott Gatzemeier, Kenneth Marr, Jason Andrus, Colby Hansen, Theodore Pekny, Tyson Stichka
-
Publication number: 20060253641Abstract: A plurality of memory devices can be erase block tagged in parallel by issuing an erase pulse to memory devices that do not have memory blocks with erase block latches that indicate the block is erased. The status of the memory block is read after the erase pulse. If there are blocks remaining to be erased, erase block tag patterns are generated. Each memory block at a particular sector address has a unique erase block tag pattern to set the erase block latch for that particular memory block. The patterns are transmitted in parallel to the memory devices in a data burst.Type: ApplicationFiled: July 10, 2006Publication date: November 9, 2006Inventors: Scott Gatzemeier, Mitch Liu
-
Publication number: 20050262405Abstract: An apparatus and a method are disclosed for reducing the pin driver count required for testing computer memory devices, specifically Rambus DRAM, while a die is on a semiconductor wafer. By reducing the pin count, more DRAMs can be tested at the same time, thereby reducing test cost and time. One preferred embodiment utilizes a trailing edge of a precharge clock to select a new active bank address, so that the address line required to select a new active address does not have to be accessed at the same time as the row lines.Type: ApplicationFiled: July 25, 2005Publication date: November 24, 2005Inventors: Chris Cooper, Siang Giam, Jerry McBride, Scott Gatzemeier, Scott Ayres, David Brown
-
Publication number: 20050033904Abstract: A plurality of memory devices can be erase block tagged in parallel by issuing an erase pulse to memory devices that do not have memory blocks with erase block latches that indicate the block is erased. The status of the memory block is read after the erase pulse. If there are blocks remaining to be erased, erase block tag patterns are generated. Each memory block at a particular sector address has a unique erase block tag pattern to set the erase block latch for that particular memory block. The patterns are transmitted in parallel to the memory devices in a data burst.Type: ApplicationFiled: August 7, 2003Publication date: February 10, 2005Inventors: Scott Gatzemeier, Mitch Liu