Patents by Inventor Scott Gregory Bardsley
Scott Gregory Bardsley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7889004Abstract: Operational amplifier embodiments are provided to enhance amplifier parameters such as bandwidth, stability, and headroom. In an amplifier embodiment, transistor followers are arranged with first and second differential pairs to facilitate selective positioning of first and second transfer function poles to enhance bandwidth and resistors and inductors are arranged to facilitate selective positioning of complex third transfer function poles to enhance phase margin. In another amplifier embodiment, the transistor followers are arranged to reduce headroom limitations to thereby enhance the voltage swing of output signals.Type: GrantFiled: September 30, 2009Date of Patent: February 15, 2011Assignee: Analog Devices, Inc.Inventors: Franklin Marshall Murden, II, Scott Gregory Bardsley, Michael Elliott
-
Patent number: 7786910Abstract: A device and method for correlation-based background calibration of pipelined converters with a reduced power penalty. A pipelined analog-to-digital converter (ADC) utilizes a random or pseudorandom signal to reduce the quantization error of subconverting stages. Stages within the ADC comprise an injection circuit having a plurality of capacitive branches in parallel. Less than all of the branches can function during a given clock cycle of the ADC. This allows a subconverting stage within the ADC to be accurately trimmed before operation using a large amplitude signal. At the same time, the capability to inject smaller amplitude random or pseudorandom signals into the subconverting stage during operation is maintained, saving valuable dynamic range and power. The various capacitive branches are cycled through either randomly or in sequence such that the quantizer manifests the same average gain error over time for which the quantizer was initially trimmed.Type: GrantFiled: August 12, 2008Date of Patent: August 31, 2010Assignee: Analog Devices, Inc.Inventors: Ahmed Mohamed Abdelatty Ali, Andrew Stacy Morgan, Scott Gregory Bardsley
-
Patent number: 7719452Abstract: Signal converter system embodiments are provided to substantially reduce symmetrical and asymmetrical conversion errors. Signal-processing stages of these embodiments may include a signal sampler in addition to successively-arranged signal converters. In system embodiments, injected analog dither signals are initiated in response to a random digital code. They combine with a system's analog input signal and the combined signal is processed down randomly-selected signal-processing paths of the converter system to thereby realize significant improvements in system linearity. Because these linearity improvements are realized by simultaneous processing of the input signal and the injected dither signal, a combined digital code is realized at the system's output. A first portion of this combined digital code corresponds to the analog input signal and a second portion corresponds to the injected analog dither signal.Type: GrantFiled: September 23, 2008Date of Patent: May 18, 2010Assignee: Analog Devices, Inc.Inventors: Scott Gregory Bardsley, Bryan Scott Puckett, Michael Ray Elliott, Ravi Kishore Kummaraguntla, Ahmed Mohamed Abdelatty Ali, Carroll Clifton Speir, James Carroll Camp
-
Publication number: 20100073210Abstract: Signal converter system embodiments are provided to substantially reduce symmetrical and asymmetrical conversion errors. Signal-processing stages of these embodiments may include a signal sampler in addition to successively-arranged signal converters. In system embodiments, injected analog dither signals are initiated in response to a random digital code. They combine with a system's analog input signal and the combined signal is processed down randomly-selected signal-processing paths of the converter system to thereby realize significant improvements in system linearity. Because these linearity improvements are realized by simultaneous processing of the input signal and the injected dither signal, a combined digital code is realized at the system's output. A first portion of this combined digital code corresponds to the analog input signal and a second portion corresponds to the injected analog dither signal.Type: ApplicationFiled: September 23, 2008Publication date: March 25, 2010Inventors: Scott Gregory Bardsley, Bryan Scott Puckett, Michael Ray Elliott, Ravi Kishore Kummaraguntla, Ahmed Mohamed Abdelatty Ali, Carroll Clifton Speir, James Carroll Camp
-
Publication number: 20100039302Abstract: A device and method for correlation-based background calibration of pipelined converters with a reduced power penalty. A pipelined analog-to-digital converter (ADC) utilizes a random or pseudorandom signal to reduce the quantization error of subconverting stages. Stages within the ADC comprise an injection circuit having a plurality of capacitive branches in parallel. Less than all of the branches can function during a given clock cycle of the ADC. This allows a subconverting stage within the ADC to be accurately trimmed before operation using a large amplitude signal. At the same time, the capability to inject smaller amplitude random or pseudorandom signals into the subconverting stage during operation is maintained, saving valuable dynamic range and power. The various capacitive branches are cycled through either randomly or in sequence such that the quantizer manifests the same average gain error over time for which the quantizer was initially trimmed.Type: ApplicationFiled: August 12, 2008Publication date: February 18, 2010Inventors: Ahmed Mohamed Ali, Andrew Stacy Morgan, Scott Gregory Bardsley
-
Patent number: 7138865Abstract: Differential amplifiers are provided with a common-mode controller that establishes an amplifier common-mode output level while it also enhances amplifier gain and output impedance. The amplifier includes cascode transistors and the controller includes positive-feedback transistors that respond to an output side of the cascode transistors and negative-feedback transistors that respond to an input side of the cascode transistors. Gain and output impedance are increased by the positive-feedback transistors and the increase is controlled by the negative-feedback transistors. Common-mode level is established by voltages between current and control terminals of the positive-feedback transistors. The differential amplifiers are shown to be especially suited for use in switched-capacitor structures.Type: GrantFiled: October 4, 2005Date of Patent: November 21, 2006Assignee: Analog Devices, Inc.Inventors: Franklin Marshall Murden, II, Scott Gregory Bardsley
-
Patent number: 6894631Abstract: An pipeline analog-to-digital converter (ADC) is provided that is capable of applying calibration at a resolution greater than the resolution of a digital output signal provided by the ADC. The ADC includes a calibration component adapted to apply calibration bits to digital output bits generated by stages of the pipeline and corresponding to samples of an analog input signal. The ADC also includes a random number generator that provides at least one random bit having a sub-LSB bit weight. The calibration bits and the at least one random bit are applied as a dither to the digital output bits such that, on average, the digital output signal provided by the ADC is calibrated at a sub-LSB resolution.Type: GrantFiled: March 31, 2004Date of Patent: May 17, 2005Assignee: Analog Devices, Inc.Inventor: Scott Gregory Bardsley
-
Patent number: 6882292Abstract: A pipelined analog to digital converter. Each stage in the pipeline has a flash converter and a multiplying digital to analog converter. Each stage provides a digital bits and an analog residue that is passed to the next stage in the pipeline. The digital bits from all stages are combined in digital logic to produce the digital output of the converter. The flash converter in each stage has a set of comparators, each coupled to a reference ladder. A random number generator in connection with a switch matrix “shuffles” the reference inputs to the comparators. The comparators are latched as soon as practical after they are stable and the reference inputs are shuffled as soon as practical after the comparators are latched. Also, a bandwidth trim circuit is provided to compensate for different cutoff frequencies of the input impedances of the flash and multiplying digital to analog converters.Type: GrantFiled: January 7, 2004Date of Patent: April 19, 2005Assignee: Analog Devices, Inc.Inventors: Scott Gregory Bardsley, Christopher Dillon
-
Patent number: 6693479Abstract: Simple, inexpensive boost structures are realized with diode, switch and buffer circuits that operate in a charge mode and a boost mode to thereby generate a boost signal Sboost. The boost structures are especially suited for use in switched-capacitor systems.Type: GrantFiled: June 6, 2002Date of Patent: February 17, 2004Assignee: Analog Devices, Inc.Inventor: Scott Gregory Bardsley
-
Patent number: 6570411Abstract: Switched-capacitor structures are provided that reduce distortion and noise in their processed signals because they increase isolation between structural elements and ensure that selected elements are securely and quickly turned off and on in different modes.Type: GrantFiled: June 17, 2002Date of Patent: May 27, 2003Assignee: Analog Devices, Inc.Inventors: Scott Gregory Bardsley, Ravi Kishore Kummaraguntla