Patents by Inventor Scott James Brissenden
Scott James Brissenden has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11093672Abstract: A method for implementing physical optimizations includes performing physical optimizations on a first reference version of a design, maintaining a computer-readable list of the physical optimizations, and during a subsequent compile for a second version of the design: identifying matching cells, nets, or both between the first reference version of the design and the second version of the design; and restoring at least a subset of the physical optimizations in the second version of the design by reading the computer-readable list of the physical optimizations and applying the subset to a computer-readable description of the second version of the design.Type: GrantFiled: April 27, 2020Date of Patent: August 17, 2021Assignee: Altera CorporationInventors: Junaid Asim Khan, Gabriel Quan, Ketan Padalia, Scott James Brissenden, Ryan Fung
-
Patent number: 10949599Abstract: In one embodiment, a computer-implemented method includes performing retiming using a first circuit design to determine one or more variations to the first circuit design, identifying one or more source registers that are involved in one or more unsuccessful retiming moves due to initial conditions conflicts, and recommending, via a graphical user interface, one or more corrective actions to the one or more source registers to avoid the initial conditions conflicts and improve performance of the one or more variations.Type: GrantFiled: March 29, 2019Date of Patent: March 16, 2021Assignee: Altera CorporationInventors: Dai Le, Scott James Brissenden
-
Publication number: 20200257839Abstract: A method for implementing physical optimizations includes performing physical optimizations on a first reference version of a design, maintaining a computer-readable list of the physical optimizations, and during a subsequent compile for a second version of the design: identifying matching cells, nets, or both between the first reference version of the design and the second version of the design; and restoring at least a subset of the physical optimizations in the second version of the design by reading the computer-readable list of the physical optimizations and applying the subset to a computer-readable description of the second version of the design.Type: ApplicationFiled: April 27, 2020Publication date: August 13, 2020Inventors: Junaid Asim Khan, Gabriel Quan, Ketan Padalia, Scott James Brissenden, Ryan Fung
-
Patent number: 10635772Abstract: A method for designing a system on a target device includes generating a first netlist for a first version of the system after performing synthesis in a first compilation. Optimizations are performed on the first version of the system during placement and routing in the first compilation resulting in a second netlist. A third netlist is generated for a second version of the system after performing synthesis in a second compilation. A hybrid netlist is generated from the first, second, and third netlists. Incremental placement and routing are performed on portions of the hybrid netlist that are new to the first compilation.Type: GrantFiled: December 15, 2016Date of Patent: April 28, 2020Assignee: Altera CorporationInventors: Junaid Asim Khan, Gabriel Quan, Ketan Padalia, Scott James Brissenden, Ryan Fung
-
Publication number: 20190228128Abstract: In one embodiment, a computer-implemented method includes performing retiming using a first circuit design to determine one or more variations to the first circuit design, identifying one or more source registers that are involved in one or more unsuccessful retiming moves due to initial conditions conflicts, and recommending, via a graphical user interface, one or more corrective actions to the one or more source registers to avoid the initial conditions conflicts and improve performance of the one or more variations.Type: ApplicationFiled: March 29, 2019Publication date: July 25, 2019Inventors: Dai Le, Scott James Brissenden
-
Patent number: 10339243Abstract: A method for designing a system on a target device is disclosed. The system is synthesized. The system is partitioned into a plurality of logical sections utilizing information derived from synthesizing the system and prior to performing placement of the system on the target device. Other embodiments are described and claimed.Type: GrantFiled: March 1, 2018Date of Patent: July 2, 2019Assignee: ALTERA CORPORATIONInventors: Scott James Brissenden, Paul McHardy
-
Patent number: 10282508Abstract: In one embodiment, a computer-implemented method includes performing retiming using a first circuit design to determine one or more variations to the first circuit design, identifying one or more source registers that are involved in one or more unsuccessful retiming moves due to initial conditions conflicts, and recommending, via a graphical user interface, one or more corrective actions to the one or more source registers to avoid the initial conditions conflicts and improve performance of the one or more variations.Type: GrantFiled: July 18, 2016Date of Patent: May 7, 2019Assignee: Altera CorporationInventors: Dai Le, Scott James Brissenden
-
Patent number: 10181002Abstract: Circuitry for an efficient configuration data management is presented. The circuitry includes an encoding circuit that compares configuration data of a circuit design with base configuration data of a base circuit design. The encoding circuit compresses a difference between the configuration data and the base configuration data to produce compressed configuration data. The compressed configuration data can be stored in a storage circuit. For a purpose of implementing the circuit design in an integrated circuit, a decoding circuit can retrieve the compressed configuration data from the storage circuit, decompress the compressed configuration data, and compare a result of the decompression operation with the base configuration data to restore the configuration data. The restored configuration data can serve to program configuration memory bits on the integrated circuit, thereby implementing the circuit design.Type: GrantFiled: April 17, 2017Date of Patent: January 15, 2019Assignee: Altera CorporationInventors: Junaid Asim Khan, Scott James Brissenden
-
Publication number: 20180189427Abstract: A method for designing a system on a target device is disclosed. The system is synthesized. The system is partitioned into a plurality of logical sections utilizing information derived from synthesizing the system and prior to performing placement of the system on the target device. Other embodiments are described and claimed.Type: ApplicationFiled: March 1, 2018Publication date: July 5, 2018Inventors: Scott James Brissenden, Paul McHardy
-
Patent number: 9922156Abstract: A method for designing a system on a target device is disclosed. The system is synthesized. The system is partitioned into a plurality of logical sections utilizing information derived from synthesizing the system and prior to performing placement of the system on the target device. Other embodiments are described and claimed.Type: GrantFiled: July 31, 2014Date of Patent: March 20, 2018Assignee: Altera CorporationInventors: Scott James Brissenden, Paul McHardy
-
Publication number: 20170286582Abstract: Circuitry for efficient configuration data management is presented. The circuitry may include an encoding circuit that compares the configuration data of a circuit design with the base configuration data of a base circuit design. The encoding circuit may compress the difference between the configuration data and the base configuration data to produce compressed configuration data. The compressed configuration data may be stored in a storage circuit. For the purpose of implementing the circuit design in an integrated circuit, a decoding circuit may retrieve the compressed configuration data from the storage circuit, decompress the compressed configuration data, and compare the result of the decompression operation with the base configuration data to restore the configuration data. The restored configuration data may serve to program configuration memory bits on the integrated circuit, thereby implementing the circuit design.Type: ApplicationFiled: April 17, 2017Publication date: October 5, 2017Inventors: Junaid Asim Khan, Scott James Brissenden
-
Patent number: 9740809Abstract: Circuitry for efficient configuration data management is presented. The circuitry includes an encoding circuit that compares configuration data of a circuit design with base configuration data of a base circuit design. The encoding circuit compresses the difference between the configuration data and the base configuration data to produce compressed configuration data. The compressed configuration data can be stored in a storage circuit. For a purpose of implementing the circuit design in an integrated circuit, a decoding circuit can retrieve the compressed configuration data from the storage circuit, decompress the compressed configuration data, and compare the result of a decompression operation with the base configuration data to restore the configuration data. The restored configuration data can serve to program configuration memory bits on the integrated circuit, thereby implementing the circuit design.Type: GrantFiled: August 27, 2015Date of Patent: August 22, 2017Assignee: Altera CorporationInventors: Junaid Asim Khan, Scott James Brissenden
-
Publication number: 20170061055Abstract: Circuitry for efficient configuration data management is presented. The circuitry may include an encoding circuit that compares the configuration data of a circuit design with the base configuration data of a base circuit design. The encoding circuit may compress the difference between the configuration data and the base configuration data to produce compressed configuration data. The compressed configuration data may be stored in a storage circuit. For the purpose of implementing the circuit design in an integrated circuit, a decoding circuit may retrieve the compressed configuration data from the storage circuit, decompress the compressed configuration data, and compare the result of the decompression operation with the base configuration data to restore the configuration data. The restored configuration data may serve to program configuration memory bits on the integrated circuit, thereby implementing the circuit design.Type: ApplicationFiled: August 27, 2015Publication date: March 2, 2017Inventors: Junaid Asim Khan, Scott James Brissenden
-
Patent number: 9569574Abstract: A method for designing a system on a target device includes generating a first netlist for a first version of the system after performing synthesis in a first compilation. Optimizations are performed on the first version of the system during placement and routing in the first compilation resulting in a second netlist. A third netlist is generated for a second version of the system after performing synthesis in a second compilation. A hybrid netlist is generated from the first, second, and third netlists. Incremental placement and routing are performed on portions of the hybrid netlist that are new to the first compilation.Type: GrantFiled: March 7, 2014Date of Patent: February 14, 2017Assignee: Altera CorporationInventors: Junaid Asim Khan, Gabriel Quan, Ketan Padalia, Scott James Brissenden, Ryan Fung
-
Patent number: 8832618Abstract: A method for designing a system on a target device is disclosed. The system is synthesized. The system is partitioned into a plurality of logical sections utilizing information derived from synthesizing the system and prior to performing placement of the system on the target device. Other embodiments are described and claimed.Type: GrantFiled: July 20, 2012Date of Patent: September 9, 2014Assignee: Altera CorporationInventors: Scott James Brissenden, Paul McHardy
-
Patent number: 8255847Abstract: A method for designing a system on a target device is disclosed. The system is synthesized. The system is partitioned into a plurality of logical sections utilizing information derived from synthesizing the system and prior to performing placement of the system on the target device. Other embodiments are described and claimed.Type: GrantFiled: October 1, 2009Date of Patent: August 28, 2012Assignee: Altera CorporationInventors: Scott James Brissenden, Paul McHardy