Patents by Inventor Seon-Bae Kim
Seon-Bae Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240030345Abstract: In some embodiments, the semiconductor device includes a substrate comprising a cell region, a dummy region spaced apart from the cell region in a first direction, and a border region between the cell region and the dummy region, an active pattern on the cell region, a device isolation layer on the substrate, source/drain patterns on the active pattern and channel patterns between the source/drain patterns, cell gate electrodes crossing the channel patterns in a second direction, active contacts disposed on the cell region and between the cell gate electrodes and coupled to the source/drain patterns, dummy gate electrodes on the dummy region and on the device isolation layer, dummy contacts on the dummy region and on a side surface of each of the dummy gate electrodes, an interlayer insulating layer on the side surface of each of the dummy gate electrodes, and a dam structure on the border region.Type: ApplicationFiled: February 21, 2023Publication date: January 25, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Doohyun LEE, Heonjong Shin, Seon-Bae Kim, Jaeran Jang
-
Publication number: 20240021520Abstract: A semiconductor device includes a substrate, a first interlayer insulating layer disposed on the substrate, a first trench formed inside the first interlayer insulating layer, a contact plug disposed inside the first trench, a first wiring pattern disposed on the contact plug, a second wiring pattern which is disposed on the first interlayer insulating layer and spaced apart from the first wiring pattern in a horizontal direction, a second interlayer insulating layer which is disposed on the first interlayer insulating layer and surrounds each of side walls of the first wiring pattern and each of side walls of the second wiring pattern, and a first air gap formed on the contact plug inside the first trench.Type: ApplicationFiled: September 27, 2023Publication date: January 18, 2024Inventors: Seon Bae KIM, Seo Woo NAM
-
Publication number: 20230402376Abstract: Semiconductor devices and fabrication methods thereof. For example, a semiconductor device may include a dielectric structure, and first conductive structures and second conductive structures. The dielectric structure may include a first dielectric layer that surrounds the first conductive structures and a second dielectric layer that surrounds the second conductive structures. The first dielectric layer may include a first intervention between the first conductive structures. The second dielectric layer may include a second intervention between the second conductive structures. A width in a first direction of the first intervention may decrease in a second direction from a top surface toward a bottom surface of the first intervention. A width in the first direction of the second intervention may increase in the second direction from a top surface toward a bottom surface of the second intervention. The first dielectric layer and the second dielectric layer may include different dielectric materials.Type: ApplicationFiled: January 10, 2023Publication date: December 14, 2023Inventors: Doohyun Lee, Heonjong Shin, Seon-Bae Kim
-
Patent number: 11837548Abstract: A semiconductor device includes a substrate, a first interlayer insulating layer disposed on the substrate, a first trench formed inside the first interlayer insulating layer, a contact plug disposed inside the first trench, a first wiring pattern disposed on the contact plug, a second wiring pattern which is disposed on the first interlayer insulating layer and spaced apart from the first wiring pattern in a horizontal direction, a second interlayer insulating layer which is disposed on the first interlayer insulating layer and surrounds each of side walls of the first wiring pattern and each of side walls of the second wiring pattern, and a first air gap formed on the contact plug inside the first trench.Type: GrantFiled: September 16, 2021Date of Patent: December 5, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seon Bae Kim, Seo Woo Nam
-
Patent number: 11749678Abstract: A semiconductor device includes a substrate with an active region being provided with a channel pattern, a device isolation layer including a first part defining the active region and a second part surrounding a first portion of the channel pattern, an upper epitaxial pattern disposed on an upper surface of the channel pattern, a gate electrode surrounding a second portion of the channel pattern and extending in a first direction, a gate spacer on the gate electrode, an interlayer dielectric layer on the gate spacer, and an air gap between a bottom surface of the gate electrode and the second part of the device isolation layer. At least a portion of the air gap vertically overlaps the gate electrode. The second portion of the channel pattern is higher than the first portion of the channel pattern.Type: GrantFiled: June 21, 2022Date of Patent: September 5, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Munhyeon Kim, Youngchai Jung, Mingyu Kim, Seon-Bae Kim, Yeonho Park
-
Patent number: 11735659Abstract: Integrated circuit devices and methods of forming the same are provided. Integrated circuit devices may include a vertical field-effect transistor (VFET) that includes a bottom source/drain region in a substrate, a channel region on the bottom source/drain region, a top source/drain region on the channel region, and a gate structure on a side of the channel region. The channel region may have a cross-shaped upper surface.Type: GrantFiled: September 14, 2021Date of Patent: August 22, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Young Chai Jung, Seon Bae Kim, Seung Hyun Song
-
Publication number: 20230207654Abstract: A semiconductor device includes an active pattern that extends in a first direction; a plurality of gate structures that are spaced apart in the first direction, and include a gate electrode that extends in a second direction; a source/drain recess between adjacent gate structures; a source/drain pattern in the source/drain recess; a source/drain contact connected to the source/drain pattern and that includes a lower part on the source/drain pattern and an upper par; and a contact silicide film disposed along the lower part of the source/drain contact and between the source/drain contact and the source/drain region. The source/drain pattern includes a semiconductor liner film that extends along the source/drain recess and includes silicon germanium, a semiconductor filling film on the semiconductor liner film and that includes silicon germanium, and a semiconductor insertion film that extends along side walls of the lower part of the source/drain contact and includes silicon germanium.Type: ApplicationFiled: November 11, 2022Publication date: June 29, 2023Inventors: DOO HYUN LEE, Heon Jong Shin, Hyun Ho Park, Seon-Bae Kim, Jin Young Park, Jae Ran Jang
-
Publication number: 20230115743Abstract: A semiconductor device may include first and second active regions on a substrate, first and second active patterns on the first and second active regions, first and second source/drain patterns on the first and second active patterns, first and second silicide patterns on the first and second source/drain patterns, and first and second active contacts coupled to the first and second source/drain patterns. A lowermost portion of the first active contact is at a level higher than that of a lowermost portion of the second active contact. A thickness of the first silicide pattern is greater than that of the second silicide pattern.Type: ApplicationFiled: June 8, 2022Publication date: April 13, 2023Inventors: Doohyun LEE, Heonjong SHIN, Hyunho PARK, Minchan GWAK, Seon-Bae KIM, Jinyoung PARK
-
Patent number: 11552182Abstract: Integrated circuit devices and methods of forming the same are provided. The methods may include forming a dummy channel region and an active region of a substrate, forming a bottom source/drain region on the active region, forming a gate electrode on one of opposing side surfaces of the dummy channel region, and forming first and second spacers on the opposing side surfaces of the dummy channel region, respectively. The gate electrode may include a first portion on the one of the opposing side surfaces of the dummy channel region and a second portion between the bottom source/drain region and the first spacer. The methods may also include forming a bottom source/drain contact by replacing the first portion of the gate electrode with a conductive material. The bottom source/drain contact may electrically connect the second portion of the gate electrode to the bottom source/drain region.Type: GrantFiled: August 11, 2021Date of Patent: January 10, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Chang Woo Sohn, Seung Hyun Song, Seon-Bae Kim, Min Cheol Oh, Young Chai Jung
-
Publication number: 20220384591Abstract: A semiconductor device may include an active pattern on a substrate, a source/drain pattern on the active pattern, a channel pattern connected to the source/drain pattern, a gate electrode on the channel pattern, an active contact on the source/drain pattern, a first lower interconnection line on the gate electrode, and a second lower interconnection line on the active contact and at the same level as the first lower interconnection line. The gate electrode may include an electrode body portion and an electrode protruding portion, wherein the electrode protruding portion protrudes from a top surface of the electrode body portion and is in contact with the first lower interconnection line thereon. The active contact may include a contact body portion and a contact protruding portion, wherein the contact protruding portion protrudes from a top surface of the contact body portion and is in contact with the second lower interconnection line thereon.Type: ApplicationFiled: December 9, 2021Publication date: December 1, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Doohyun LEE, Heonjong SHIN, Seon-Bae KIM, Minchan GWAK, Jinyoung PARK, Hyunho PARK
-
Publication number: 20220320083Abstract: A semiconductor device includes a substrate with an active region being provided with a channel pattern, a device isolation layer including a first part defining the active region and a second part surrounding a first portion of the channel pattern, an upper epitaxial pattern disposed on an upper surface of the channel pattern, a gate electrode surrounding a second portion of the channel pattern and extending in a first direction, a gate spacer on the gate electrode, an interlayer dielectric layer on the gate spacer, and an air gap between a bottom surface of the gate electrode and the second part of the device isolation layer. At least a portion of the air gap vertically overlaps the gate electrode. The second portion of the channel pattern is higher than the first portion of the channel pattern.Type: ApplicationFiled: June 21, 2022Publication date: October 6, 2022Inventors: MUNHYEON KIM, YOUNGCHAI JUNG, MINGYU KIM, SEON-BAE KIM, YEONHO PARK
-
Publication number: 20220293753Abstract: A semiconductor device is disclosed. The semiconductor device may include a semiconductor substrate including a protruding active pattern, a first gate pattern provided on the active pattern and extended to cross the active pattern, a first capping pattern provided on a top surface of the first gate pattern, the first capping pattern having a top surface, a side surface, and a rounded edge, and a first insulating pattern covering the side surface and the edge of the first capping pattern. A thickness of the first insulating pattern on the edge of the first capping pattern is different from a thickness of the first insulating pattern on outer side surfaces of the spacer patterns.Type: ApplicationFiled: October 1, 2021Publication date: September 15, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Seon-Bae KIM, Kyungin CHOI
-
Publication number: 20220262739Abstract: A semiconductor device includes a substrate, a first interlayer insulating layer disposed on the substrate, a first trench formed inside the first interlayer insulating layer, a contact plug disposed inside the first trench, a first wiring pattern disposed on the contact plug, a second wiring pattern which is disposed on the first interlayer insulating layer and spaced apart from the first wiring pattern in a horizontal direction, a second interlayer insulating layer which is disposed on the first interlayer insulating layer and surrounds each of side walls of the first wiring pattern and each of side walls of the second wiring pattern, and a first air gap formed on the contact plug inside the first trench.Type: ApplicationFiled: September 16, 2021Publication date: August 18, 2022Inventors: Seon Bae KIM, Seo Woo NAM
-
Patent number: 11404412Abstract: A semiconductor device includes a substrate with an active region being provided with a channel pattern, a device isolation layer including a first part defining the active region and a second part surrounding a first portion of the channel pattern, an upper epitaxial pattern disposed on an upper surface of the channel pattern, a gate electrode surrounding a second portion of the channel pattern and extending in a first direction, a gate spacer on the gate electrode, an interlayer dielectric layer on the gate spacer, and an air gap between a bottom surface of the gate electrode and the second part of the device isolation layer. At least a portion of the air gap vertically overlaps the gate electrode. The second portion of the channel pattern is higher than the first portion of the channel pattern.Type: GrantFiled: March 17, 2021Date of Patent: August 2, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Munhyeon Kim, Youngchai Jung, Mingyu Kim, Seon-Bae Kim, Yeonho Park
-
Patent number: 11309405Abstract: A method for manufacturing a vertical field effect transistor (VFET) device may include: providing an intermediate VFET structure including a substrate, a plurality of fin structures formed thereon, and a doped layer formed on the substrate between the fin structures, the doped layer comprising a bottom source/drain (S/D) region; forming a shallow trench through the doped layer and the substrate below a top surface of the substrate and between the fin structures, to isolate the fin structures from each other; filling the shallow trench and a space between the fin structures with an insulating material; etching the insulating material filled between the fin structures above a level of a top surface of the doped layer, except in the shallow trench, such that a shallow trench isolation (STI) structure having a top surface to be at or above a level of the top surface of the doped layer is formed in the shallow trench; forming a plurality of gate structures on the fin structures, respectively; and forming a top S/Type: GrantFiled: April 13, 2020Date of Patent: April 19, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hwi Chan Jun, Min Gyu Kim, Seon Bae Kim
-
Patent number: 11296210Abstract: A method for manufacturing a fin structure of a vertical field effect transistor (VFET) includes: (a) patterning a lower layer and an upper layer, deposited on the lower layer, to form two patterns extended in two perpendicular directions, respectively; (b) forming a first spacer and a second spacer side by side in the two patterns along sidewalls of the lower layer and the upper layer exposed through the patterning; (c) removing the first spacer, the second spacer and the upper layer above a level of a top surface of the lower layer, and the first spacer below the level of the top surface of the lower layer and exposed through the two patterns in the plan view; (d) removing the lower layer, the upper layer, and the second spacer remaining on the substrate after operation (c); and (e) etching the substrate downward except a portion thereof below the first spacer remaining on the substrate after operation (d), and removing the remaining first spacer, thereby to obtain the fin structure.Type: GrantFiled: March 19, 2020Date of Patent: April 5, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seon-Bae Kim, Seung Hyun Song, Young Chai Jung
-
Patent number: 11271091Abstract: A method for manufacturing a fin structure for a vertical field effect transistor (VFET) includes: forming on a substrate mandrels having at least one first gap therebetween; forming first spacers on side surfaces of the mandrels such that at least one second gap, smaller than the first gap, is formed between the first spacers; forming a second spacer on side surfaces of the first spacers; removing the mandrels and the first spacers to leave the second spacer on the side surfaces of the first spacers; removing the second spacer, on the side surfaces of the first spacers, at a predetermined portion so that the remaining second spacer has a same two-dimensional (2D) shape as the fin structure; and removing a portion of the substrate, except below the remaining second spacer, and the remaining second spacer so that the substrate below the remaining second spacer forms the fin structure.Type: GrantFiled: January 29, 2020Date of Patent: March 8, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seon Bae Kim, Seung Hyun Song, Ki Il Kim, Young Chai Jung
-
Publication number: 20220045050Abstract: A semiconductor device includes a substrate with an active region being provided with a channel pattern, a device isolation layer including a first part defining the active region and a second part surrounding a first portion of the channel pattern, an upper epitaxial pattern disposed on an upper surface of the channel pattern, a gate electrode surrounding a second portion of the channel pattern and extending in a first direction, a gate spacer on the gate electrode, an interlayer dielectric layer on the gate spacer, and an air gap between a bottom surface of the gate electrode and the second part of the device isolation layer. At least a portion of the air gap vertically overlaps the gate electrode. The second portion of the channel pattern is higher than the first portion of the channel pattern.Type: ApplicationFiled: March 17, 2021Publication date: February 10, 2022Inventors: MUNHYEON KIM, YOUNGCHAI JUNG, MINGYU KIM, SEON-BAE KIM, YEONHO PARK
-
Publication number: 20220037527Abstract: Integrated circuit devices and methods of forming the same are provided. Integrated circuit devices may include a vertical field-effect transistor (VFET) that includes a bottom source/drain region in a substrate, a channel region on the bottom source/drain region, a top source/drain region on the channel region, and a gate structure on a side of the channel region. The channel region may have a cross-shaped upper surface.Type: ApplicationFiled: September 14, 2021Publication date: February 3, 2022Inventors: YOUNG CHAI JUNG, Seon Bae KIM, Seung Hyun SONG
-
Publication number: 20210376126Abstract: Integrated circuit devices and methods of forming the same are provided. The methods may include forming a dummy channel region and an active region of a substrate, forming a bottom source/drain region on the active region, forming a gate electrode on one of opposing side surfaces of the dummy channel region, and forming first and second spacers on the opposing side surfaces of the dummy channel region, respectively. The gate electrode may include a first portion on the one of the opposing side surfaces of the dummy channel region and a second portion between the bottom source/drain region and the first spacer. The methods may also include forming a bottom source/drain contact by replacing the first portion of the gate electrode with a conductive material. The bottom source/drain contact may electrically connect the second portion of the gate electrode to the bottom source/drain region.Type: ApplicationFiled: August 11, 2021Publication date: December 2, 2021Inventors: Chang Woo Sohn, Seung Hyun Song, Seon-Bae Kim, Min Cheol Oh, Young Chai Jung