Patents by Inventor Seong-Jo Park
Seong-Jo Park has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10665278Abstract: A controller controls an operation of a semiconductor memory device including a plurality of memory blocks. The controller includes a temperature sensing unit, a period storage unit, and a command generating unit. The temperature sensing unit generates temperature information by sensing a temperature of the semiconductor memory device. The period storage unit updates an output period of a dummy read command that allows the semiconductor memory device to perform a dummy read operation, based on the temperature information. The command generating unit generates the dummy read command, based on the output period.Type: GrantFiled: March 8, 2019Date of Patent: May 26, 2020Assignee: SK hynix Inc.Inventors: Byoung Jun Park, Seong Jo Park
-
Publication number: 20190206457Abstract: A controller controls an operation of a semiconductor memory device including a plurality of memory blocks. The controller includes a temperature sensing unit, a period storage unit, and a command generating unit. The temperature sensing unit generates temperature information by sensing a temperature of the semiconductor memory device. The period storage unit updates an output period of a dummy read command that allows the semiconductor memory device to perform a dummy read operation, based on the temperature information. The command generating unit generates the dummy read command, based on the output period.Type: ApplicationFiled: March 8, 2019Publication date: July 4, 2019Applicant: SK hynix Inc.Inventors: Byoung Jun PARK, Seong Jo PARK
-
Patent number: 10269399Abstract: A controller controls an operation of a semiconductor memory device including a plurality of memory blocks. The controller includes a temperature sensing unit, a period storage unit, and a command generating unit. The temperature sensing unit generates temperature information by sensing a temperature of the semiconductor memory device. The period storage unit updates an output period of a dummy read command that allows the semiconductor memory device to perform a dummy read operation, based on the temperature information. The command generating unit generates the dummy read command, based on the output period.Type: GrantFiled: March 5, 2018Date of Patent: April 23, 2019Assignee: SK hynix Inc.Inventors: Byoung Jun Park, Seong Jo Park
-
Publication number: 20190035443Abstract: A controller controls an operation of a semiconductor memory device including a plurality of memory blocks. The controller includes a temperature sensing unit, a period storage unit, and a command generating unit. The temperature sensing unit generates temperature information by sensing a temperature of the semiconductor memory device. The period storage unit updates an output period of a dummy read command that allows the semiconductor memory device to perform a dummy read operation, based on the temperature information. The command generating unit generates the dummy read command, based on the output period.Type: ApplicationFiled: March 5, 2018Publication date: January 31, 2019Applicant: SK hynix Inc.Inventors: Byoung Jun PARK, Seong Jo PARK
-
Patent number: 10073660Abstract: Provided herein are a memory system and method of operating the memory system, which have improved reliability. A method of operating a controller for controlling a semiconductor memory device including a plurality of memory blocks, the method comprising generating a program command and a program address for performing a program operation on at least one page included in an open block, among the plurality of memory blocks, reading data from the at least one page corresponding to the program address and transmitting the program command and the program address to the semiconductor memory device when the number of fail bits included in data read from the at least one page is equal to or less than a first reference value.Type: GrantFiled: October 20, 2016Date of Patent: September 11, 2018Assignee: SK Hynix Inc.Inventors: Byoung Jun Park, Seong Jo Park, Kang Jae Lee
-
Publication number: 20170371575Abstract: Provided herein are a memory system and method of operating the memory system, which have improved reliability. A method of operating a controller for controlling a semiconductor memory device including a plurality of memory blocks, the method comprising generating a program command and a program address for performing a program operation on at least one page included in an open block, among the plurality of memory blocks, reading data from the at least one page corresponding to the program address and transmitting the program command and the program address to the semiconductor memory device when the number of fail bits included in data read from the at least one page is equal to or less than a first reference value.Type: ApplicationFiled: October 20, 2016Publication date: December 28, 2017Inventors: Byoung Jun PARK, Seong Jo PARK, Kang Jae LEE
-
Patent number: 9792992Abstract: The present disclosure relates to a semiconductor memory device and an operating method thereof. A semiconductor memory device includes a memory cell array including a plurality of memory blocks, a peripheral circuit: suitable for performing an erase operation and a program operation to the memory cell array, and a control logic suitable for controlling the peripheral circuit to erase all of the plurality of memory blocks and then to program the plurality of memory blocks with dummy data during the erase operation.Type: GrantFiled: July 21, 2016Date of Patent: October 17, 2017Assignee: SK Hynix Inc.Inventors: Byoung Jun Park, Seong Jo Park, Kang Jae Lee
-
Publication number: 20170287564Abstract: The present disclosure relates to a memory system and an operating method thereof. A memory system may include a semiconductor memory device including a cam block and a normal memory block, and a controller suitable for setting an initial setting read voltage according to an option parameter stored in the cam block and controlling the semiconductor memory device to perform a first read operation to the normal memory block according to the initial setting read voltage.Type: ApplicationFiled: July 28, 2016Publication date: October 5, 2017Inventors: Byoung Jun PARK, Seong Jo PARK
-
Publication number: 20170278574Abstract: The present disclosure relates to a semiconductor memory device and an operating method thereof. A semiconductor memory device includes a memory cell array including a plurality of memory blocks, a peripheral circuit: suitable for performing an erase operation and a program operation to the memory cell array, and a control logic suitable for controlling the peripheral circuit to erase all of the plurality of memory blocks and then to program the plurality of memory blocks with dummy data during the erase operation.Type: ApplicationFiled: July 21, 2016Publication date: September 28, 2017Inventors: Byoung Jun PARK, Seong Jo PARK, Kang Jae LEE
-
Publication number: 20090179248Abstract: A NAND flash memory device includes a semiconductor substrate having a drain select transistor; a source select transistor, and memory cell transistors connected in series between the drain select transistor and the source select transistor, and an oxide film formed in the semiconductor substrate at each of a first side and a second side of a gate of the source select transistor. A method of manufacturing a NAND flash memory device includes providing the semiconductor substrate and forming the oxide film in the semiconductor substrate at each of the first side and the second side of the gate of the source select transistor.Type: ApplicationFiled: March 10, 2009Publication date: July 16, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hee Sik Park, Seong Jo Park
-
Patent number: 6649479Abstract: A MOSFET device includes a gate formed on a multi-surface area of a semiconductor substrate formed of a first surface which is not etched, a second surface etched in parallel with the first surface, and a surface connecting the first and second surfaces. A source/drain region is formed below each of the first and second surfaces laterally adjacent to a gate prevailed on the matter surface. A first contact is formed of a conductive material formed on an upper surface of the source/drain region, and a second contact is formed of a conductive material formed on the gate, so that it is possible to prevent a punch through phenomenon, increase the integrity of the device, and decrease the contact resistance of a contact formed on the gate.Type: GrantFiled: August 23, 2002Date of Patent: November 18, 2003Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Seong-Jo Park, Yang-Soo Sung
-
Publication number: 20020192890Abstract: A MOSFET device includes a gate formed on a multi-surface area of a semiconductor substrate formed of a first surface which is not etched, a second surface etched in parallel with the first surface, and a surface connecting the first and second surfaces. A source/drain region is formed below each of the first and second surfaces laterally adjacent to a gate prevailed on the matter surface. A first contact is formed of a conductive material formed on an upper surface of the source/drain region, and a second contact is formed of a conductive material formed on the gate, so that it is possible to prevent a punch through phenomenon, increase the integrity of the device, and decrease the contact resistance of a contact formed on the gate.Type: ApplicationFiled: August 23, 2002Publication date: December 19, 2002Applicant: Hyundai Electronics Industries Co., Ltd.Inventors: Seong-Jo Park, Yang-Soo Sung
-
Patent number: 6465831Abstract: A MOSFET device includes a gate formed on a multi-surface area of a semiconductor substrate formed of a first surface which is not etched, a second surface etched in parallel with the first surface, and a surface connecting the first and second surfaces. A source/drain region is formed below each of the first and second surfaces laterally adjacent to a gate prevailed on the matter surface. A first contact is formed of a conductive material formed on an upper surface of the source/drain region, and a second contact is formed of a conductive material formed on the gate, so that it is possible to prevent a punch through phenomenon, increase the integrity of the device, and decrease the contact resistance of a contact formed on the gate.Type: GrantFiled: August 3, 2000Date of Patent: October 15, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Seong-Jo Park, Yang-Soo Sung