Patents by Inventor Sergey Anatolievich Gorobets
Sergey Anatolievich Gorobets has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240118821Abstract: A data storage device processes a mixed workload including a plurality of superblocks to be written to and read from a plurality of memory dies, where each of the plurality of superblocks to be apportioned among the plurality of memory dies. The data storage device writes a first data stripe associated with a first superblock to the plurality of memory dies according to a sequential write pattern, and reads the first data stripe associated with the first superblock from the plurality of memory dies according to a sequential read pattern. The sequential write pattern causes the controller to write to the plurality of memory dies in a first order of memory dies. The sequential read pattern causes the controller to read from the plurality of memory dies in a second order of memory dies different from the first order of memory dies, thereby reducing read collisions.Type: ApplicationFiled: July 6, 2023Publication date: April 11, 2024Applicant: Western Digital Technologies, Inc.Inventors: Neil HUTCHISON, Haining LIU, Jerry LO, Sergey Anatolievich GOROBETS
-
Publication number: 20240111434Abstract: A data storage device includes a plurality of hold-up capacitors configured to provide back-up power for a non-volatile memory, a controller, and a write cache. The controller is configured to detect one or more failed hold-up capacitors of the plurality of hold-up capacitors; and in response to detecting the one or more failed hold-up capacitors: perform one or more quiesce operations and determine a count of the one or more failed hold-up capacitors. Based on the count of the one or more failed hold-up capacitors, the controller is configured to reallocate the write buffers of the write cache for use in one or more subsequent write operations.Type: ApplicationFiled: July 6, 2023Publication date: April 4, 2024Applicant: Western Digital Technologies, Inc.Inventors: Nagi Reddy CHODEM, Sergey Anatolievich GOROBETS, Evangelos VAZAIOS
-
Publication number: 20240086097Abstract: The present disclosure generally relates to improving programming to data storage devices, such as solid state drives (SSDs). A first memory device has a first XOR element and a second memory device has a second XOR element. The ratio of the first XOR element to the capacity of the first memory device is substantially smaller than the ratio of the second XOR element to the capacity of the second memory device. A read verify operation to find program failures is executed on either a wordline to wordline basis, an erase block to erase block basis, or both a wordline to wordline basis and an erase block to erase block basis. Because the program failures are found and fixed prior to programming to the second memory device, the second XOR element may be decreased substantially.Type: ApplicationFiled: November 21, 2023Publication date: March 14, 2024Applicant: Western Digital Technologies, Inc.Inventors: Sergey Anatolievich GOROBETS, Alan D. BENNETT, Liam PARKER, Yuval SHOHET, Michelle MARTIN
-
Patent number: 11914886Abstract: A non-volatile storage apparatus includes a plurality of non-volatile memory cells formed on a memory die, each non-volatile memory cell configured to hold a plurality of bits of data, and a control circuit formed on the memory die. The control circuit is configured to calculate parity data for data to be stored in the memory cells and program the memory cells to first distributions. The control circuit is also configured to read memory cells in the first distributions, recover the data from results of reading the memory cells in the first distributions combined with the parity data, and further program the memory cells from the first distributions to second distributions to store the data.Type: GrantFiled: February 10, 2021Date of Patent: February 27, 2024Assignee: Western Digital Technologies, Inc.Inventors: Sergey Anatolievich Gorobets, Jack Frayer
-
Patent number: 11861195Abstract: The present disclosure generally relates to improving programming to data storage devices, such as solid state drives (SSDs). A first memory device has a first XOR element and a second memory device has a second XOR element. The ratio of the first XOR element to the capacity of the first memory device is substantially smaller than the ratio of the second XOR element to the capacity of the second memory device. A read verify operation to find program failures is executed on either a wordline to wordline basis, an erase block to erase block basis, or both a wordline to wordline basis and an erase block to erase block basis. Because the program failures are found and fixed prior to programming to the second memory device, the second XOR element may be decreased substantially.Type: GrantFiled: March 15, 2021Date of Patent: January 2, 2024Assignee: Western Digital Technologies, Inc.Inventors: Sergey Anatolievich Gorobets, Alan D. Bennett, Liam Parker, Yuval Shohet, Michelle Martin
-
Publication number: 20230418479Abstract: Disclosed are systems and methods detecting and isolating faulty hold-up capacitors and performing corrective actions for a data storage device. A hardware circuit is coupled to a micro-controller and non-volatile memory dies. The method includes, at the hardware circuit: providing a back-up power for the non-volatile memory dies and the micro-controller; and detecting whether a hold-up capacitor of the hardware circuit is faulty and isolating the hold-up capacitor in accordance with a detection that the hold-up capacitor is faulty. The method also includes, at the micro-controller: obtaining a status of an interface coupled to the hardware circuit; determining a status of the hardware circuit based on the status of the interface; and performing a corrective action for the data storage device in accordance with a determination that the status of hardware circuit corresponds to one or more faulty hold-up capacitors.Type: ApplicationFiled: June 28, 2022Publication date: December 28, 2023Applicant: Western Digital Technologies, Inc.Inventors: Nagi Reddy CHODEM, Sergey Anatolievich GOROBETS
-
Patent number: 11853571Abstract: The present disclosure generally relates to methods of operating storage devices. The storage device comprises a controller comprising first random access memory (RAM1), second random access memory (RAM2), and a storage unit divided into a plurality of streams. By restricting the host to have a minimum write size, the data transfer speed to RAM2, RAM1, and the storage unit can be optimized. A temporary buffer is utilized within the RAM1 to update parity data for the corresponding commands. The parity data is updated in the RAM1 and written to the RAM2 in the corresponding stream. The parity data may be copied from the RAM2 to the RAM1 to update the parity data in the temporary buffer when commands are received to write data to corresponding streams. As the parity data is updated, the corresponding command is simultaneously written to the corresponding stream.Type: GrantFiled: November 19, 2021Date of Patent: December 26, 2023Assignee: Western Digital Technologies, Inc.Inventors: Sergey Anatolievich Gorobets, Daniel L. Helmick, Peter Grayson
-
Patent number: 11847337Abstract: The present disclosure generally relates to methods of operating storage devices. The storage device comprises a controller comprising first random access memory (RAM1), second random access memory (RAM2), and a storage unit divided into a plurality of zones. A first command to write data to a first zone is received, first parity data for the first command is generated in the RAM1, and the data of the first command is written to the first zone. When a second command to write data to a second zone is received, the generated first parity data is copied from the RAM1 to a parking section in the storage unit, and second parity data associated with the second zone is copied from the parking section to the RAM1. The second parity data is then updated in the RAM1 with the data of the second command and copied to the parking section.Type: GrantFiled: July 8, 2022Date of Patent: December 19, 2023Assignee: Western Digital Technologies, Inc.Inventors: Peter Grayson, Daniel L. Helmick, Liam Parker, Sergey Anatolievich Gorobets
-
Patent number: 11798627Abstract: Disclosed are systems and methods for providing multi-phased programming with balanced Gray coding. A method includes programming, in a first phase, a first portion of data into memory cells of a flash memory in a first-level cell mode. The method also includes retaining, in a cache, at least a subset of the data. The method also includes regenerating the data from at least the cache, wherein the regenerated data includes a second portion of the data. The method also includes programming, in a second phase, the regenerated data in a second-level cell mode based on a mapping from the first-level cell mode to the second-level cell mode. The mapping maps each state distribution in the first-level cell mode to at least two non-adjacent state distributions in the second-level cell mode, and a width of each state distribution in the first-level cell mode may be narrowed.Type: GrantFiled: June 23, 2021Date of Patent: October 24, 2023Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Sergey Anatolievich Gorobets, Xinmiao Zhang, James Fitzpatrick
-
Patent number: 11763905Abstract: Upon detecting power loss during the process of programming multi-level cell (MLC) memory in a storage system, the storage system takes steps to prevent data loss. In one example, the controller sends a graceful shutdown command to the memory, in response to which the memory aborts the ongoing programming operation and stores data from data latches associated with unprogrammed memory cells in single-level cell (SLC) memory. The memory can also store data from programmed memory cells in the SLC memory. The data to be programmed in the MLC memory can be reconstructed prior to powering down the storage system or after the storage system is powered back up. The reconstructed data can then be programmed in the MLC memory.Type: GrantFiled: December 16, 2021Date of Patent: September 19, 2023Assignee: Western Digital Technologies, Inc.Inventors: Grishma Shah, Sergey Anatolievich Gorobets, Daniel Tuers
-
Publication number: 20230282294Abstract: A storage system receives a request to read data that is located in a wordline undergoing a program operation. Instead of waiting for the program operation to complete, which would increase read latency, the storage system aborts the program operation and reconstructs the data from successfully-programmed memory cells in the wordline and from data latches associated with unsuccessfully-programmed memory cells in the wordline. The reconstructed data is then sent to the host. The program abort command can be similar to one used to provide a graceful shutdown in a power-loss situation.Type: ApplicationFiled: March 7, 2022Publication date: September 7, 2023Applicant: Western Digital Technologies, Inc.Inventors: Sergey Anatolievich Gorobets, Alan Bennett
-
Publication number: 20230197176Abstract: Upon detecting power loss during the process of programming multi-level cell (MLC) memory in a storage system, the storage system takes steps to prevent data loss. In one example, the controller sends a graceful shutdown command to the memory, in response to which the memory aborts the ongoing programming operation and stores data from data latches associated with unprogrammed memory cells in single-level cell (SLC) memory. The memory can also store data from programmed memory cells in the SLC memory. The data to be programmed in the MLC memory can be reconstructed prior to powering down the storage system or after the storage system is powered back up. The reconstructed data can then be programmed in the MLC memory.Type: ApplicationFiled: December 16, 2021Publication date: June 22, 2023Applicant: Western Digital Technologies, Inc.Inventors: Grishma Shah, Sergey Anatolievich Gorobets, Daniel Tuers
-
Patent number: 11650756Abstract: A storage apparatus includes non-volatile memory cells formed on a memory die, each memory cell configured to hold bits of data, and a control circuit formed on the memory die. The control circuit is configured to calculate parity data for data to be stored in the memory cells and program the memory cells to first distributions. The control circuit is also configured to read the memory cells in the first distributions, recover the data from results of reading the memory cells in the first distributions combined with the parity data, and further program the memory cells from the first distributions to second distributions to store the data. In some cases, the recovered data may have a high bit error rate. To handle higher bit error rates, the use of soft bit data is incorporated into an encoded foggy-fine scheme.Type: GrantFiled: February 9, 2021Date of Patent: May 16, 2023Assignee: Western Digital Technologies, Inc.Inventors: Idan Alrod, Alexander Bazarsky, Tien-Chien Kuo, Eran Sharon, Jack Frayer, Sergey Anatolievich Gorobets
-
Patent number: 11640266Abstract: The present disclosure generally relates to methods of operating storage devices. The storage device comprises a controller comprising first random access memory (RAM1), second random access memory (RAM2), and a storage unit divided into a plurality of zones. The controller restricts the host to a maximum number of zones that can be in the open and active state at a time. Open zones can be switched to the closed state, and vice versa, upon a predetermined amount of time expiring. The maximum number of open zones is based on one or more amounts of time to: generate parity data, copy the parity data from the RAM2 to the RAM1, update the parity data, switch a zone from the open and active state to the closed state, and the amount of space in a temporary RAM1 buffer.Type: GrantFiled: September 2, 2021Date of Patent: May 2, 2023Assignee: Western Digital Technologies, Inc.Inventors: Liam Parker, Daniel L. Helmick, Sergey Anatolievich Gorobets
-
Patent number: 11636033Abstract: A system and method is disclosed for managing data in a non-volatile memory. The system may include a non-volatile memory having multiple non-volatile memory sub-drives. A controller of the memory system is configured to route incoming host data to a desired sub-drive, keep data within the same sub-drive as its source during a garbage collection operation, and re-map data between sub-drives, separate from any garbage collection operation, when a sub-drive overflows its designated amount logical address space. The method may include initial data sorting of host writes into sub-drives based on any number of hot/cold sorting functions. In one implementation, the initial host write data sorting may be based on a host list of recently written blocks for each sub-drive and a second write to a logical address encompassed by the list may trigger routing the host write to a hotter sub-drive than the current sub-drive.Type: GrantFiled: April 20, 2021Date of Patent: April 25, 2023Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Sergey Anatolievich Gorobets, Liam Michael Parker
-
Patent number: 11631457Abstract: A method and system for improved foggy-fine programming includes data that can be written to SLC memory. Then, the data can be decoded and then both foggy and finely written to MLC. After the decoding, the data can be stored in DRAM located in a front end or in a SRAM located in a flash manager prior to being written to MLC. After storing in either the DRAM or SRAM, the data is then decoded and written to MLC.Type: GrantFiled: December 14, 2021Date of Patent: April 18, 2023Assignee: Western Digital Technologies, Inc.Inventors: Sergey Anatolievich Gorobets, Alan D. Bennett, Thomas Hugh Shippey, Ryan R. Jones
-
Patent number: 11568938Abstract: A data storage device includes one or more memory devices that each includes one or more superblocks and a controller coupled to the one or more memory devices. Each superblock includes a plurality of wordlines. The controller is configured to write data to a first wordline of the plurality of wordlines, write data to a second wordline of the plurality of wordlines, perform a read verify operation on the first wordline, and perform a read verify operation on the second wordline. At least one of the first wordline and the second wordline does not include an XOR parity element and one or more wordlines of the plurality of wordlines includes the XOR parity element.Type: GrantFiled: February 22, 2021Date of Patent: January 31, 2023Assignee: Western Digital Technologies, Inc.Inventors: Sergey Anatolievich Gorobets, Alan D. Bennett, Liam Parker, Yuval Shohet, Michelle Martin
-
Patent number: 11561893Abstract: A system and method is disclosed for managing data in a non-volatile memory. The system may include a non-volatile memory having multiple non-volatile memory sub-drives. A controller of the memory system is configured to route incoming host data to a desired sub-drive, keep data within the same sub-drive as its source during a garbage collection operation, and re-map data between sub-drives, separate from any garbage collection operation, when a sub-drive overflows its designated amount logical address space. The method may include initial data sorting of host writes into sub-drives based on any number of hot/cold sorting functions. In one implementation, the initial host write data sorting may be based on a host list of recently written blocks for each sub-drive and a second write to a logical address encompassed by the list may trigger routing the host write to a hotter sub-drive than the current sub-drive.Type: GrantFiled: June 11, 2021Date of Patent: January 24, 2023Assignee: Western Digital Technologies, Inc.Inventors: Sergey Anatolievich Gorobets, Liam Michael Parker
-
Patent number: 11537510Abstract: The present disclosure generally relates to methods of operating storage devices. The storage device comprises a controller and a storage unit divided into a plurality of streams. The storage unit comprises a plurality of dies, where each die comprises two planes. One erase block from each plane of a die is selected for stream formation. Each erase block comprises a plurality of wordlines. A stream comprises one or two dies dedicated to storing parity data and a plurality of dies dedicated to storing user data. The stream further comprises space devoted for controller metadata. The storage device restricts a host device to send write commands in a minimum write size to increase programming efficiency. The minimum write size equals one wordline from one erase block from each plane of each die in the stream dedicated to storing user data minus the space dedicated to metadata.Type: GrantFiled: April 24, 2020Date of Patent: December 27, 2022Assignee: Western Digital Technologies, Inc.Inventors: Alan D. Bennett, Daniel L. Helmick, Liam Parker, Sergey Anatolievich Gorobets, Peter Grayson
-
Patent number: 11520660Abstract: The present disclosure generally relates to methods of operating storage devices. The storage device comprises a controller comprising first random access memory (RAM1), second random access memory (RAM2), and a storage unit divided into a plurality of zones. By restricting the host to have a minimum write size, the data transfer speed to RAM2, RAM1, and the storage unit can be optimized. A temporary buffer is utilized within the RAM1 to update parity data for the corresponding commands. The parity data is updated in the RAM1 and written to the RAM2 in the corresponding zone. The parity data may be copied from the RAM2 to the RAM1 to update the parity data in the temporary buffer when commands are received to write data to corresponding zones. As the parity data is updated, the corresponding command is simultaneously written to the corresponding zone.Type: GrantFiled: June 16, 2021Date of Patent: December 6, 2022Assignee: Western Digital Technologies, Inc.Inventors: Daniel L. Helmick, Peter Grayson, Sergey Anatolievich Gorobets