Patents by Inventor Shaojun MA
Shaojun MA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11990873Abstract: A first amplifier circuit in a preceding stage, a second amplifier circuit in a subsequent stage, and a ground external connection terminal are disposed on a substrate. The first and second amplifier circuits each include bipolar transistors, capacitive elements for the respective bipolar transistors, and resistive elements for the respective bipolar transistors. The bipolar transistors each include separate base electrodes, that is, a first base electrode for radio frequency and a second base electrode for biasing. The bipolar transistors of the second amplifier circuit include emitter electrodes connected to the ground external connection terminal. The minimum spacing between the first base electrode and an emitter mesa layer of at least one of the bipolar transistors of the second amplifier circuit is greater than the minimum spacing between the first base electrode and am emitter mesa layer of each of the bipolar transistors of the first amplifier circuit.Type: GrantFiled: February 5, 2021Date of Patent: May 21, 2024Assignee: Murata Manufacturing Co., Ltd.Inventors: Yasunari Umemoto, Shaojun Ma, Shigeki Koya
-
APPLICATION OF GOSSYPOL AND ITS OPTICAL ISOMERS TO PREPARATION OF CORONAVIRUS 3CL PROTEASE INHIBITOR
Publication number: 20240074990Abstract: The present invention relates to application of gossypol and its optical isomers to preparation of an anti-Coronavirus drug. Specifically disclosed is application of pharmaceutically acceptable salts, solvates, isotopes, stereoisomers, stereoisomer mixtures, and tautomers of the gossypol and its optical isomers to preparation of a drug for preventing and/or treating a disease caused by a Coronavirus. The Coronavirus is MERS-CoV, SARS-CoV, or SARS-CoV-2. It is found in the present invention for the first time that the gossypol and its optical isomers can inhibit the activity of Coronavirus 3CL proteases to achieve an anti-Coronavirus effect. The half maximal inhibitory concentrations of gossypol and (?)-gossypol to SARS-CoV proteases and SARS-CoV-2 3CL proteases are all lower than 10 ?M. The anti-Coronavirus 3CL protease effect is good. Therefore, the gossypol and its optical isomers have the potential for use in the preparation of a drug for preventing and/or treating novel Coronavirus infections.Type: ApplicationFiled: March 18, 2023Publication date: March 7, 2024Inventors: Xiaolin XIE, Dezhu ZHANG, Zhao MA, Boyang LI, Xuhua ZHOU, Lei TIAN, Chengyuan LIANG, Taotao QIANG, Jingyi LI, Liang XIN, Shaojun ZHANG, Kangxiong WU, Xiuding YANG, Sundian LIU, Yuting LIU -
Patent number: 11894365Abstract: Multiple bipolar transistors are disposed side by side in the first direction on a substrate. Multiple first capacitance devices are provided corresponding to the respective base electrodes of the bipolar transistors. A radio frequency signal is supplied to the bipolar transistors through the first capacitance devices. Resistive devices are provided corresponding to the respective base electrodes of the bipolar transistors. A base bias is supplied to the bipolar transistors through the resistive devices. The first capacitance devices are disposed on the same side relative to the second direction orthogonal to the first direction, when viewed from the bipolar transistors. At least one of the first capacitance devices is disposed so as to overlap another first capacitance device partially when viewed in the second direction from the bipolar transistors.Type: GrantFiled: March 29, 2021Date of Patent: February 6, 2024Assignee: Murata Manufacturing Co., Ltd.Inventors: Shaojun Ma, Yasunari Umemoto, Kenji Sasaki
-
Publication number: 20240014297Abstract: A semiconductor device includes an emitter electrode above an emitter layer of a bipolar transistor. An interlayer insulating film is on the emitter electrode. An emitter contact hole is in the interlayer insulating film and is surrounded by the emitter electrode when viewed in plan view. An emitter wire is on the interlayer insulating film. The emitter wire is coupled to the emitter electrode through the emitter contact hole. When viewed in plan view, the emitter electrode and the emitter contact hole are elongated in one direction. The length of the emitter contact hole is 85% or less of the length of the emitter electrode. Of two side ends of the emitter electrode, the distance from each side end to the emitter contact hole is 5% or more of the length of the emitter electrode. This configuration further enhances the temperature uniformity in the bipolar transistor in operation.Type: ApplicationFiled: September 25, 2023Publication date: January 11, 2024Applicant: Murata Manufacturing Co., Ltd.Inventors: Shaojun MA, Yasunari UMEMOTO, Shigeki KOYA
-
Publication number: 20240014296Abstract: In a semiconductor device, plural cells are disposed side by side on a substrate in a first direction. Each of the plural cells includes a bipolar transistor, an emitter electrode contained in a base layer of the bipolar transistor as viewed from above, and a base electrode. The bipolar transistors of the plural cells are connected in parallel with each other. Among the plural cells, the breakdown resistance of at least one second cell, which is other than a first cell disposed at each end, is higher than that of the first cell. It is possible to provide a semiconductor device that can reduce the deterioration of the breakdown resistance when flip-chip mounting is employed, as well as when face-up mounting is employed.Type: ApplicationFiled: September 25, 2023Publication date: January 11, 2024Applicant: Murata Manufacturing Co., Ltd.Inventors: Shigeki KOYA, Masao KONDO, Shaojun MA, Satoshi GOTO, Kenji SASAKI, Takayuki TSUTSUI, Kazuhito NAKAI
-
Patent number: 11830917Abstract: A collector layer is disposed on a substrate. The collector layer is a continuous region when viewed in plan. A base layer is disposed on the collector layer. An emitter layer is disposed on the base layer. An emitter mesa layer is disposed on the emitter layer. Two base electrodes are located outside the emitter mesa layer and within the base layer when viewed in plan. The two base electrodes are electrically connected to the base layer. Two capacitors are disposed on or above the substrate. Each of the two capacitors is connected between a corresponding one of the two base electrodes and a first line above the substrate. Two resistance elements are disposed on or above the substrate. Each of the two resistance elements is connected between a corresponding one of the two base electrodes and a second line on or above the substrate.Type: GrantFiled: September 21, 2020Date of Patent: November 28, 2023Assignee: Murata Manufacturing Co., Ltd.Inventors: Yasunari Umemoto, Shaojun Ma, Shigeki Koya
-
Patent number: 11824548Abstract: A multiplication injection locked oscillator (MIILO) circuitry includes a ring injection locked oscillator (ILO) circuitry that outputs clock signals, a first switching circuitry and a second switching circuitry. The ring ILO circuitry includes a first path having first delay stages, and a second path having a second delay stages. The first switching circuitry is connected to the first path and a voltage supply node. The first switching circuitry receives a first control signal and a second control signal and selectively connects the voltage supply node to the first path. The second switching circuitry is connected to the second path and a reference voltage node. The second switching circuitry receives the first control signal and the second control signal and selectively connects the reference voltage node to the second path.Type: GrantFiled: December 17, 2021Date of Patent: November 21, 2023Assignee: XILINX, INC.Inventors: Shaojun Ma, Chi Fung Poon
-
Publication number: 20230318543Abstract: A power amplifier comprising amplifier circuits of multiple stages. Each of the amplifier circuits of multiple stages includes a bipolar transistor and a base electrode. The bipolar transistor included in each of the amplifier circuits of multiple stages includes a collector layer, a base layer placed on the collector layer, and an emitter mesa placed on part of the region of the base layer. The emitter mesa has a shape elongated in one direction in plan view. The base electrode includes a base main portion arranged in such a manner as to be separated from the emitter mesa with a gap in a direction orthogonal to a lengthwise direction of the emitter mesa in plan view. The base main portion has a shape elongated in a direction parallel to the lengthwise direction of the emitter mesa in plan view and is electrically connected to the base layer.Type: ApplicationFiled: June 2, 2023Publication date: October 5, 2023Applicant: Murata Manufacturing Co., Ltd.Inventors: Shigeki KOYA, Shaojun MA, Shinnosuke TAKAHASHI
-
Patent number: 11728962Abstract: Clock generation circuitry includes quadrature locked loop circuitry having first injection locked oscillator circuitry, second injection locked oscillator circuitry, and XOR circuitry. The first injection locked oscillator circuitry receives a first input signal and a second input signal and outputs first clock signals. The first input signal and the second input signal correspond to a reference clock signal. The second injection locked oscillator circuitry is coupled to outputs of the first injection locked oscillator circuitry, and receives the first clock signals and generates second clock signals. The XOR circuitry receives the second clock signals and generates a first clock signal, a second clock signal, a third clock signal, and a fourth clock signal. The frequencies of the first clock signal, the second clock signal, the third clock signal, and the fourth clock signal are greater than the frequency of the reference clock signal.Type: GrantFiled: December 13, 2021Date of Patent: August 15, 2023Assignee: XILINX, INC.Inventors: Shaojun Ma, Chi Fung Poon, Kevin Zheng, Parag Upadhyaya
-
Publication number: 20230198530Abstract: A multiplication injection locked oscillator (MIILO) circuitry includes a ring injection locked oscillator (ILO) circuitry that outputs clock signals, a first switching circuitry and a second switching circuitry. The ring ILO circuitry includes a first path having first delay stages, and a second path having a second delay stages. The first switching circuitry is connected to the first path and a voltage supply node. The first switching circuitry receives a first control signal and a second control signal and selectively connects the voltage supply node to the first path. The second switching circuitry is connected to the second path and a reference voltage node. The second switching circuitry receives the first control signal and the second control signal and selectively connects the reference voltage node to the second path.Type: ApplicationFiled: December 17, 2021Publication date: June 22, 2023Inventors: Shaojun MA, Chi Fung POON
-
Publication number: 20230188314Abstract: Clock generation circuitry includes quadrature locked loop circuitry having first injection locked oscillator circuitry, second injection locked oscillator circuitry, and XOR circuitry. The first injection locked oscillator circuitry receives a first input signal and a second input signal and outputs first clock signals. The first input signal and the second input signal correspond to a reference clock signal. The second injection locked oscillator circuitry is coupled to outputs of the first injection locked oscillator circuitry, and receives the first clock signals and generates second clock signals. The XOR circuitry receives the second clock signals and generates a first clock signal, a second clock signal, a third clock signal, and a fourth clock signal. The frequencies of the first clock signal, the second clock signal, the third clock signal, and the fourth clock signal are greater than the frequency of the reference clock signal.Type: ApplicationFiled: December 13, 2021Publication date: June 15, 2023Inventors: Shaojun MA, Chi Fung POON, Kevin ZHENG, Parag UPADHYAYA
-
Publication number: 20220190124Abstract: A power amplifier that includes a substrate, and an emitter layer, a base layer, and a collector layer laminated in this order on a major surface of the substrate includes an electrical insulator provided adjacent to the emitter layer, an emitter electrode provided between the substrate and both the emitter layer and the electrical insulator, a base electrode electrically connected to the base layer, and a collector electrode electrically connected to the collector layer. The emitter electrode, the electrical insulator, and the base layer are provided between the substrate and the base electrode in a direction perpendicular to the major surface of the substrate.Type: ApplicationFiled: December 13, 2021Publication date: June 16, 2022Applicant: Murata Manufacturing Co., Ltd.Inventors: Shaojun MA, Shigeki KOYA, Masayuki AOIKE, Shinnosuke TAKAHASHI, Yasunari UMEMOTO, Masatoshi HASE
-
Publication number: 20220173702Abstract: A power amplifier circuit includes an amplification unit, a heating unit, and a control circuit. The amplification unit is configured to amplify a radio-frequency signal. The heating unit is provided adjacent to the amplification unit. The heating unit includes one or more transistors configured to generate heat that increases as the passing current increases. The control circuit is coupled to the one or more transistors. The control circuit is configured to increase the passing current when the environmental temperature is a predetermined threshold or lower.Type: ApplicationFiled: October 21, 2021Publication date: June 2, 2022Applicant: Murata Manufacturing Co., Ltd.Inventors: Masao KONDO, Yasunari UMEMOTO, Shaojun MA, Shinnosuke TAKAHASHI
-
Publication number: 20220059527Abstract: Each of cells arranged on a substrate surface along a first direction includes at least one unit transistor. Collector electrodes are arranged between two adjacent cells. A first cell, which is at least one of the cells, includes unit transistors arranged along the first direction. The unit transistors are connected in parallel to each another. In the first cell, the base electrode and the emitter electrode in each unit transistor are arranged along the first direction, and the order of arrangement of the base electrode and the emitter electrode is the same among the unit transistors. When looking at one first cell, a maximum value of distances in the first direction between the emitter electrodes of two adjacent unit transistors in the first cell being looked at is shorter than ½ of a shorter one of distances between the first cell being looked at and adjacent cells.Type: ApplicationFiled: August 4, 2021Publication date: February 24, 2022Applicant: Murata Manufacturing Co., Ltd.Inventors: Yasunari UMEMOTO, Shaojun MA, Shigeki KOYA, Kenji SASAKI
-
Publication number: 20210305949Abstract: Multiple bipolar transistors are disposed side by side in the first direction on a substrate. Multiple first capacitance devices are provided corresponding to the respective base electrodes of the bipolar transistors. A radio frequency signal is supplied to the bipolar transistors through the first capacitance devices. Resistive devices are provided corresponding to the respective base electrodes of the bipolar transistors. A base bias is supplied to the bipolar transistors through the resistive devices. The first capacitance devices are disposed on the same side relative to the second direction orthogonal to the first direction, when viewed from the bipolar transistors. At least one of the first capacitance devices is disposed so as to overlap another first capacitance device partially when viewed in the second direction from the bipolar transistors.Type: ApplicationFiled: March 29, 2021Publication date: September 30, 2021Applicant: Murata Manufacturing Co., Ltd.Inventors: Shaojun MA, Yasunari UMEMOTO, Kenji SASAKI
-
Patent number: 11108401Abstract: A quadrature clock generator is disclosed. The quadrature clock generator may include a first injection-locked oscillator, a phase interpolator, and a second injection-locked oscillator. The first injection-locked oscillator may generate a first plurality clock signals from a first reference clock signal. The phase interpolator may generate a second reference clock signal from the first plurality of clock signals, and the second injection-locked oscillator may generate a second plurality of clock signals from the second reference clock signal. A first quadrature clock signal may be selected from the first plurality of clock signals and a second quadrature clock signal may be selected from the second plurality of reference clock signals.Type: GrantFiled: November 19, 2019Date of Patent: August 31, 2021Assignee: XILINX, INC.Inventors: Jaewook Shin, Parag Upadhyaya, Shaojun Ma
-
Publication number: 20210257973Abstract: A first amplifier circuit in a preceding stage, a second amplifier circuit in a subsequent stage, and a ground external connection terminal are disposed on a substrate. The first and second amplifier circuits each include bipolar transistors, capacitive elements for the respective bipolar transistors, and resistive elements for the respective bipolar transistors. The bipolar transistors each include separate base electrodes, that is, a first base electrode for radio frequency and a second base electrode for biasing. The bipolar transistors of the second amplifier circuit include emitter electrodes connected to the ground external connection terminal. The minimum spacing between the first base electrode and an emitter mesa layer of at least one of the bipolar transistors of the second amplifier circuit is greater than the minimum spacing between the first base electrode and am emitter mesa layer of each of the bipolar transistors of the first amplifier circuit.Type: ApplicationFiled: February 5, 2021Publication date: August 19, 2021Applicant: Murata Manufacturing Co., Ltd.Inventors: Yasunari UMEMOTO, Shaojun MA, Shigeki KOYA
-
Publication number: 20210152180Abstract: A quadrature clock generator is disclosed. The quadrature clock generator may include a first injection-locked oscillator, a phase interpolator, and a second injection-locked oscillator. The first injection-locked oscillator may generate a first plurality clock signals from a first reference clock signal. The phase interpolator may generate a second reference clock signal from the first plurality of clock signals, and the second injection-locked oscillator may generate a second plurality of clock signals from the second reference clock signal. A first quadrature clock signal may be selected from the first plurality of clock signals and a second quadrature clock signal may be selected from the second plurality of reference clock signals.Type: ApplicationFiled: November 19, 2019Publication date: May 20, 2021Applicant: Xilinx, Inc.Inventors: Jaewook Shin, Parag Upadhyaya, Shaojun MA
-
Publication number: 20210098585Abstract: A collector layer is disposed on a substrate. The collector layer is a continuous region when viewed in plan. A base layer is disposed on the collector layer. An emitter layer is disposed on the base layer. An emitter mesa layer is disposed on the emitter layer. Two base electrodes are located outside the emitter mesa layer and within the base layer when viewed in plan. The two base electrodes are electrically connected to the base layer. Two capacitors are disposed on or above the substrate. Each of the two capacitors is connected between a corresponding one of the two base electrodes and a first line above the substrate. Two resistance elements are disposed on or above the substrate. Each of the two resistance elements is connected between a corresponding one of the two base electrodes and a second line on or above the substrate.Type: ApplicationFiled: September 21, 2020Publication date: April 1, 2021Applicant: Murata Manufacturing Co., Ltd.Inventors: Yasunari UMEMOTO, Shaojun MA, Shigeki KOYA
-
Patent number: 10904797Abstract: The present disclosure discloses a communication method and device in the field of communication technology. The method includes: transmitting at least one level information of the UE to a base station, the level information being used for indicating a transmission rate of the UE for communication, when a first service is triggered, querying first level information corresponding to the first service in a corresponding relationship between the service and the level information of the UE, and if the at least one level information comprises the first level information, transmitting a first service request to the base station at a transmission rate indicated by the first level information, the first service request being used for requesting the base station to communicate with the UE for the first service according to the transmission rate indicated by the first level information.Type: GrantFiled: December 19, 2017Date of Patent: January 26, 2021Assignee: Beijing Xiaomi Mobile Software Co., Ltd.Inventors: Weiyan Ge, Shaojun Ma, Tao Quan