Patents by Inventor Shawn Min
Shawn Min has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11957916Abstract: Implantable medical devices (IMDs), systems, and methods for use therewith are disclosed. One such method is for use by a leadless pacemaker (LP) configured to perform conductive communication with another implantable medical device (IMD). The method includes the LP storing information that specifies when, within a cardiac cycle, the LP and the other IMD implanted in a patient are likely oriented relative to one another such that conductive communication therebetween should be successful. The method also includes the LP sensing a signal indicative of cardiac activity of the patient over a plurality of cardiac cycles, and outputting one or more conductive communication pulses, during a portion of at least one of the cardiac cycles, wherein the portion of the at least one of the cardiac cycles is identified based on the signal that is sensed and the information that is stored.Type: GrantFiled: January 31, 2023Date of Patent: April 16, 2024Assignee: Pacesetter, Inc.Inventors: Xiaoyi Min, David Ligon, Weiqun Yang, Shawn Chen, Matthew G. Fishler
-
Patent number: 11901870Abstract: An amplifier includes an amplifier circuit and a gain adjusting circuit. The amplifier circuit has a design gain and a real gain and is configured to output an output signal according to an input signal and the real gain. The gain adjusting circuit is coupled to the amplifier circuit and is configured to receive the input signal to compare a voltage of the input signal with a first reference voltage, wherein when the voltage of the input signal exceeds the first reference voltage, the gain adjusting circuit increases the real gain of the amplifier circuit, so that the real gain approach the design gain.Type: GrantFiled: November 29, 2021Date of Patent: February 13, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Ming-Hui Tung, Shawn Min
-
Patent number: 11581858Abstract: The present disclosure discloses a sample and hold amplifier circuit that includes a positive and a negative terminal capacitor arrays, a positive and a negative terminal switch arrays and a differential output circuit. A second terminal of each of bit capacitors in the positive and the negative terminal capacitor arrays are respectively coupled to a positive and a negative output terminal. In a sampling time period, according to a first connection relation, each of the connected bit capacitors is controlled to receive a polarity input voltage to perform a gain modification. In a holding time period, according to a second connection relation, each of the connected bit capacitors is controlled to receive an offset modification voltage to perform an offset modification. A positive and a negative output voltages are generated at the positive and the negative output terminal to be outputted as a pair of differential output signals by the differential output circuit.Type: GrantFiled: February 23, 2021Date of Patent: February 14, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chun-Ta Ho, Shawn Min
-
Patent number: 11455000Abstract: The present invention discloses a bias current generation circuit. An operation amplifier compares an input voltage having a zero-temperature coefficient and a feedback voltage to generate a driving voltage. An output transistor generates a bias current according to the driving voltage. A variable resistive circuit is electrically coupled to the output transistor through a feedback node to generate the feedback voltage according to the bias current and includes series-coupled resistors and switch transistors. Each of the resistors has a resistance having a positive temperature coefficient and includes a current input terminal and a current output terminal. Each of the switch transistors is electrically coupled between the current output terminal of one of the resistors and a ground terminal. One of the switch transistors turns on according to a control voltage variable according to the temperature variation to enable resistors to generate the resistance having a negative temperature coefficient.Type: GrantFiled: February 23, 2021Date of Patent: September 27, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chun-Ta Ho, Chun-I Kuo, Shawn Min
-
Publication number: 20220286102Abstract: An amplifier includes an amplifier circuit and a gain adjusting circuit. The amplifier circuit has a design gain and a real gain and is configured to output an output signal according to an input signal and the real gain. The gain adjusting circuit is coupled to the amplifier circuit and is configured to receive the input signal to compare a voltage of the input signal with a first reference voltage, wherein when the voltage of the input signal exceeds the first reference voltage, the gain adjusting circuit increases the real gain of the amplifier circuit, so that the real gain approach the design gain.Type: ApplicationFiled: November 29, 2021Publication date: September 8, 2022Inventors: Ming-Hui Tung, Shawn Min
-
Publication number: 20220286120Abstract: A channel loss compensation circuit utilized in a receiving end of an electronic device includes a load, first and second transistors, first and second current sources, an adjustable capacitor, and an adjustable resistor. The first transistor has a first, second, and third terminals. The first terminal receives an input signal, and the second terminal is coupled to a power supply voltage through the load. The second transistor has a fourth, fifth terminal, and sixth terminals. The fourth terminal receives the input signal, and the fifth terminal is coupled to the power supply voltage through the load. The first current source is coupled between the third terminal and a reference voltage. The second current source is coupled between the sixth terminal and the reference voltage. The adjustable capacitor and the adjustable resistor are coupled between the third terminal and the sixth terminal.Type: ApplicationFiled: March 1, 2022Publication date: September 8, 2022Inventors: PO-NING CHEN, SHAWN MIN
-
Patent number: 11223363Abstract: Disclosed is an open loop fractional frequency divider including an integer divider, a control circuit, and a phase interpolator. The integer divider processes an input clock according to the setting of a target frequency to generate a first frequency-divided clock and a second frequency-divided clock. The control circuit generates a coarse-tune control signal and a fine-tune control signal according to the setting. The phase interpolator generates an output clock according to the first frequency-divided clock, the second frequency-divided clock, and the two control signals. The two control signals are used for determining a first current, and their reversed signals are used for determining a second current. The phase interpolator controls a contribution of the first (second) frequency-divided clock to the generation of the output clock according to the first (second) frequency-divided clock, the reversed signal of the first (second) frequency-divided clock, and the first (second) current.Type: GrantFiled: May 21, 2021Date of Patent: January 11, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Shawn Min, Yi-Jang Wu, Tsung-Ming Chen, Chieh-Yuan Hsu, Cheng-Yu Liu
-
Publication number: 20210376842Abstract: Disclosed is an open loop fractional frequency divider including an integer divider, a control circuit, and a phase interpolator. The integer divider processes an input clock according to the setting of a target frequency to generate a first frequency-divided clock and a second frequency-divided clock. The control circuit generates a coarse-tune control signal and a fine-tune control signal according to the setting. The phase interpolator generates an output clock according to the first frequency-divided clock, the second frequency-divided clock, and the two control signals. The two control signals are used for determining a first current, and their reversed signals are used for determining a second current. The phase interpolator controls a contribution of the first (second) frequency-divided clock to the generation of the output clock according to the first (second) frequency-divided clock, the reversed signal of the first (second) frequency-divided clock, and the first (second) current.Type: ApplicationFiled: May 21, 2021Publication date: December 2, 2021Inventors: SHAWN MIN, YI-JANG WU, TSUNG-MING CHEN, CHIEH-YUAN HSU, CHENG-YU LIU
-
Publication number: 20210263548Abstract: The present invention discloses a bias current generation circuit. An operation amplifier compares an input voltage having a zero-temperature coefficient and a feedback voltage to generate a driving voltage. An output transistor generates a bias current according to the driving voltage. A variable resistive circuit is electrically coupled to the output transistor through a feedback node to generate the feedback voltage according to the bias current and includes series-coupled resistors and switch transistors. Each of the resistors has a resistance having a positive temperature coefficient and includes a current input terminal and a current output terminal. Each of the switch transistors is electrically coupled between the current output terminal of one of the resistors and a ground terminal. One of the switch transistors turns on according to a control voltage variable according to the temperature variation to enable resistors to generate the resistance having a negative temperature coefficient.Type: ApplicationFiled: February 23, 2021Publication date: August 26, 2021Inventors: CHUN-TA HO, CHUN-I KUO, SHAWN MIN
-
Publication number: 20210265957Abstract: The present disclosure discloses a sample and hold amplifier circuit that includes a positive and a negative terminal capacitor arrays, a positive and a negative terminal switch arrays and a differential output circuit. A second terminal of each of bit capacitors in the positive and the negative terminal capacitor arrays are respectively coupled to a positive and a negative output terminal In a sampling time period, according to a first connection relation, each of the connected bit capacitors is controlled to receive a polarity input voltage to perform a gain modification. In a holding time period, according to a second connection relation, each of the connected bit capacitors is controlled to receive an offset modification voltage to perform an offset modification. A positive and a negative output voltages are generated at the positive and the negative output terminal to be outputted as a pair of differential output signals by the differential output circuit.Type: ApplicationFiled: February 23, 2021Publication date: August 26, 2021Inventors: CHUN-TA HO, SHAWN MIN
-
Patent number: 11050396Abstract: An amplifier circuit is provided, which includes an input stage circuit, at least one impedance component and a current supply circuit, where the input stage circuit is coupled between at least one input terminal of the amplifier circuit and at least one output terminal of the amplifier circuit, the impedance component is coupled between a first reference voltage and the output terminal, and the current supply circuit is coupled between a second reference voltage and the output terminal. The input stage circuit is arranged to generate a signal current in response to an input signal on the input terminal, and the current supply circuit is arranged to provide at least one adjustment current. In addition, a common mode voltage level of an output signal on the output terminal is controlled by the adjustment current, to allow the amplifier circuit to perform low voltage operations.Type: GrantFiled: July 23, 2019Date of Patent: June 29, 2021Assignee: Realtek Semiconductor Corp.Inventors: Yu-Ting Chung, Shawn Min, Yi-Chun Hsieh
-
Patent number: 10819350Abstract: The present invention provides a clock generating circuit, wherein the clock generating circuit includes a phase detector, an integral path, a proportional path, a bias path and an oscillator. In the operations of the clock generating circuit, the phase detector generates a detection result according to a reference signal and a feedback signal, a first charge pump within the integral path generates a first control signal according to the detection result, a second charge pump within proportional path generates a second control signal according to the detection result, a low-pass filter within the bias path filters the first control signal to generate a third control signal, and the oscillator generates a clock signal according to the first control signal, the second control signal and the third control signal.Type: GrantFiled: November 26, 2019Date of Patent: October 27, 2020Assignee: Realtek Semiconductor Corp.Inventors: Hsi-En Liu, Shawn Min, You-Jyun Peng
-
Publication number: 20200287554Abstract: The present invention provides a clock generating circuit, wherein the clock generating circuit includes a phase detector, an integral path, a proportional path, a bias path and an oscillator. In the operations of the clock generating circuit, the phase detector generates a detection result according to a reference signal and a feedback signal, a first charge pump within the integral path generates a first control signal according to the detection result, a second charge pump within proportional path generates a second control signal according to the detection result, a low-pass filter within the bias path filters the first control signal to generate a third control signal, and the oscillator generates a clock signal according to the first control signal, the second control signal and the third control signal.Type: ApplicationFiled: November 26, 2019Publication date: September 10, 2020Inventors: Hsi-En Liu, Shawn Min, You-Jyun Peng
-
Publication number: 20200287508Abstract: An amplifier circuit is provided, which includes an input stage circuit, at least one impedance component and a current supply circuit, where the input stage circuit is coupled between at least one input terminal of the amplifier circuit and at least one output terminal of the amplifier circuit, the impedance component is coupled between a first reference voltage and the output terminal, and the current supply circuit is coupled between a second reference voltage and the output terminal. The input stage circuit is arranged to generate a signal current in response to an input signal on the input terminal, and the current supply circuit is arranged to provide at least one adjustment current. In addition, a common mode voltage level of an output signal on the output terminal is controlled by the adjustment current, to allow the amplifier circuit to perform low voltage operations.Type: ApplicationFiled: July 23, 2019Publication date: September 10, 2020Inventors: Yu-Ting Chung, Shawn Min, Yi-Chun Hsieh
-
Patent number: 10715359Abstract: The present invention provides a decision feedback equalizer including a first path and a second path. The first path includes a first sampling circuit and a first latch circuit, wherein the first sampling circuit generates a first set signal and a first reset signal according to an input signal, a second set signal and a second reset signal, and the first latch circuit generates a first digital signal according to the first set signal and the first reset signal. The second path includes a second sampling circuit and a second latch circuit, wherein the second sampling circuit generates the second set signal and the second reset signal according to the input signal, the first set signal and the first reset signal, and the second latch circuit generates a second digital signal according to the second set signal and the second reset signal.Type: GrantFiled: February 27, 2020Date of Patent: July 14, 2020Assignee: Realtek Semiconductor Corp.Inventors: Hsi-En Liu, Shawn Min, Yi-Chun Hsieh
-
Patent number: 10184982Abstract: The present invention discloses a differential signal skew detecting circuit configured to detect a skew of a differential signal. An embodiment of the circuit includes: a common mode voltage outputting circuit configured to output a common mode reference voltage and a common mode skew voltage; and a skew detecting circuit configured to inspect the common mode reference voltage and the common mode skew voltage according to a clock signal so as to output a skew detection value, in which when the skew detecting circuit detects the skew of the differential signal, the skew detection value is a first value, and when the skew detecting circuit detects no skew of the differential signal, the skew detection value is a second value.Type: GrantFiled: September 11, 2017Date of Patent: January 22, 2019Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shawn Min
-
Publication number: 20180074125Abstract: The present invention discloses a differential signal skew detecting circuit configured to detect a skew of a differential signal. An embodiment of the circuit includes: a common mode voltage outputting circuit configured to output a common mode reference voltage and a common mode skew voltage; and a skew detecting circuit configured to inspect the common mode reference voltage and the common mode skew voltage according to a clock signal so as to output a skew detection value, in which when the skew detecting circuit detects the skew of the differential signal, the skew detection value is a first value, and when the skew detecting circuit detects no skew of the differential signal, the skew detection value is a second value.Type: ApplicationFiled: September 11, 2017Publication date: March 15, 2018Inventor: Shawn Min
-
Patent number: 9501999Abstract: A circuit for generating a horizontal synchronizing signal of a display includes: a first comparator which is used to compare a luminance signal of a Component Video Connector of the display and a first reference signal to generate a compared signal; a control circuit which is used to generate a first digital controlled signal according to the compared signal; a first digital-to-analog converter which is used to generate the first reference signal according to the first digital controlled signal; a second digital-to-analog converter which is used to generate a second reference signal according to a second digital controlled signal generated by the control circuit, wherein the second digital controlled signal is determined by the first digital controlled signal; and a second comparator which is used to compare the luminance signal and the second reference signal to generate the horizontal synchronizing signal.Type: GrantFiled: April 21, 2015Date of Patent: November 22, 2016Assignee: Realtek Semiconductor Corp.Inventor: Shawn Min
-
Publication number: 20150310825Abstract: A circuit for generating a horizontal synchronizing signal of a display includes: a first comparator which is used to compare a luminance signal of a Component Video Connector of the display and a first reference signal to generate a compared signal; a control circuit which is used to generate a first digital controlled signal according to the compared signal; a first digital-to-analog converter which is used to generate the first reference signal according to the first digital controlled signal; a second digital-to-analog converter which is used to generate a second reference signal according to a second digital controlled signal generated by the control circuit, wherein the second digital controlled signal is determined by the first digital controlled signal; and a second comparator which is used to compare the luminance signal and the second reference signal to generate the horizontal synchronizing signal.Type: ApplicationFiled: April 21, 2015Publication date: October 29, 2015Inventor: Shawn Min
-
Patent number: 8866653Abstract: A successive approximation (SAR) analog-to-digital converter for generating a digital signal of N bits is provided. The converter includes a capacitive digital-to-analog conversion circuit including an (N?1)-th conversion unit to a first conversion unit. Each of the first conversion unit to the (N?2)-th conversion unit includes a capacitor. The (N?1)-th conversion unit comprises a number of sub-capacitors. Each of the sub-capacitors of the (N?1)-th conversion unit has substantially the same capacitance with corresponding capacitor of the first conversion unit to the (N?2)-th conversion unit. During the conversion process, the SAR control circuit, after generating the value of the most significant bit (MSB) of the digital signal, generates the value of the next bit by controlling the (N?1)-th conversion unit. Then, the SAR control circuit repeatedly uses at least one of the sub-capacitors of the (N?1)-th conversion unit to generate the value of other bits to perform self linear compensation.Type: GrantFiled: September 18, 2013Date of Patent: October 21, 2014Assignee: Realtek Semiconductor Corp.Inventors: Jen-Huan Tsai, Po-Chiun Huang, Shawn Min