Patents by Inventor Shawn Michael Lambeth
Shawn Michael Lambeth has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080285551Abstract: Bandwidth capping is implemented at a logical port level for a shared Ethernet port. When a physical port of a Host Ethernet Adapter (HEA) is partitioned, a Logical HEA is created for the partition. One or a plurality of Logical Ports (LPorts) is created in the Logical HEA. Each LPort is mapped to a corresponding physical port. During LPAR configuration, a minimum guaranteed speed is specified for the LPort together with the corresponding physical port for the LPort and an optional maximum speed. The specified configuration for the LPort is verified, and the configuration values are stored in the HEA and the HEA dispatches data packets based upon the stored configuration values for the LPort.Type: ApplicationFiled: May 18, 2007Publication date: November 20, 2008Inventors: Shamsundar Ashok, Shawn Michael Lambeth, Bryan Mark Logan
-
Patent number: 7076634Abstract: An address translation manager creates a set of chained tables that may be allocated in non-contiguous physical memory, and that may be dynamically resized as needed. The chained tables comprise one or more tables that each correspond to a logical partition, with each table including a pointer to a table corresponding to a virtual connection in the logical partition. The chained tables are managed by the address translation manager, which uses the system memory manager to dynamically allocate and free memory for a chained table as needed.Type: GrantFiled: April 24, 2003Date of Patent: July 11, 2006Assignee: International Business Machines CorporationInventors: Shawn Michael Lambeth, Travis James Pizel, Thomas Rembert Sand
-
Patent number: 7028157Abstract: A method, apparatus, system, and signal-bearing medium that in an embodiment dynamically allocate and/or deallocate data structures on demand to respective partitions in a logically-partitioned electronic device. The data structures are associated with an adapter, and the partitions may use the data structures to access the adapter and, in an embodiment, to send and/or receive messages across a network.Type: GrantFiled: April 24, 2003Date of Patent: April 11, 2006Assignee: International Business Machines CorporationInventors: Timothy Roy Block, Shawn Michael Lambeth, Thomas Rembert Sand
-
Patent number: 6934936Abstract: An apparatus and method for recording segment execution times in a processing system are provided. The method includes the steps of recording a timestamp corresponding to the beginning of a segment to be executed, wherein the recording step is conducted through a firmware operation. The method further includes the step of updating the timestamp with an elapsed segment execution time, wherein the updating step is conducted through a plurality of hardware based operations that are executed without firmware interaction.Type: GrantFiled: February 1, 2001Date of Patent: August 23, 2005Assignee: International Business Machines CorporationInventors: Jason Alan Clegg, Charles Scott Graham, Shawn Michael Lambeth, Gene Steven Van Grinsven
-
Publication number: 20040215917Abstract: An address translation manager creates a set of chained tables that may be allocated in non-contiguous physical memory, and that may be dynamically resized as needed. The chained tables comprise one or more tables that each correspond to a logical partition, with each table including a pointer to a table corresponding to a virtual connection in the logical partition. The chained tables are managed by the address translation manager, which uses the system memory manager to dynamically allocate and free memory for a chained table as needed.Type: ApplicationFiled: April 24, 2003Publication date: October 28, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shawn Michael Lambeth, Travis James Pizel, Thomas Rembert Sand
-
Publication number: 20040215915Abstract: A method, apparatus, system, and signal-bearing medium that in an embodiment dynamically allocate and/or deallocate data structures on demand to respective partitions in a logically-partitioned electronic device. The data structures are associated with an adapter, and the partitions may use the data structures to access the adapter and, in an embodiment, to send and/or receive messages across a network.Type: ApplicationFiled: April 24, 2003Publication date: October 28, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Timothy Roy Block, Shawn Michael Lambeth, Thomas Rembert Sand
-
Patent number: 6665813Abstract: A method and an apparatus is presented for updating flash memory that contains a write protected code, a first copy of rewritable recovery code, a second copy of rewritable recovery code, and a rewritable composite code. Each block of rewritable code contains a checksum code to detect if the block of code has been corrupted. If it is detected that the first copy of the recovery code is corrupted then the second copy of the recovery code is copied into the first copy of the recovery code. If it is detected the second copy of the recovery code is corrupted then the first copy of the recovery code is copied into the second copy of the recovery code. The recovery code is responsible for checking and updating the composite code. If it is detected the composite code is corrupted then a fresh copy of the composite code is obtained from a removable storage device or a network connection.Type: GrantFiled: August 3, 2000Date of Patent: December 16, 2003Assignee: International Business Machines CorporationInventors: Stephanie Maria Forsman, Shawn Michael Lambeth, Chetan Mehta, Paul Edward Movall
-
Publication number: 20020147944Abstract: An apparatus and method for recording segment execution times in a processing system are provided. The method includes the steps of recording a timestamp corresponding to the beginning of a segment to be executed, wherein the recording step is conducted through a firmware operation. The method further includes the step of updating the timestamp with an elapsed segment execution time, wherein the updating step is conducted through a plurality of hardware based operations that are executed without firmware interaction.Type: ApplicationFiled: February 1, 2001Publication date: October 10, 2002Applicant: International Business Machines CorporationInventors: Jason Alan Clegg, Charles Scott Graham, Shawn Michael Lambeth, Gene Steven Van Grinsven
-
Patent number: 6233641Abstract: A primary PCI bus and multiple secondary PCI busses of a PCI expansion card interface, are interconnected by a routing circuit. The routing circuit functions as a switched bridge between the primary PCI bus and each of the secondary PCI busses, respectively, by associating each secondary PCI bus with an address range, and forwarding a command received from the primary PCI bus to a secondary PCI bus mapped to an address range including the address of the command. Furthermore, the routing circuit forwards commands intended for the primary PCI bus from the secondary PCI busses. In addition, the routing circuit directly routes commands between the secondary PCI busses, when commands received from one secondary PCI bus are intended for another PCI bus, without use of the primary bus. As a result, traffic and latency on the primary PCI bus is reduced and efficiency is increased.Type: GrantFiled: June 8, 1998Date of Patent: May 15, 2001Assignee: International Business Machines CorporationInventors: Charles Scott Graham, Shawn Michael Lambeth, Daniel Frank Moertl, Paul Edward Movall
-
Patent number: 6219761Abstract: An input/output bus architecture that includes: an input/output bus; an input/output device connected to the input/output bus; a main processor, connected to the input/output bus, for executing a device driver corresponding to the input/output device, the device driver generating load/store commands for the input/output device; and a load/store assist engine, connected to the input/output bus and yet independent of the main processor, for loading/storing data to/from the input/output device according to the load/store commands from the device driver. The load/store assist engine decouples the main processor from latencies associated with execution of the load/store commands. The device driver is reassigned to the main processor, rather than being found in a device that is external to the main processor, such as an input/output processor.Type: GrantFiled: May 6, 1998Date of Patent: April 17, 2001Assignee: International Business Machines CorporationInventors: Paul Edward Movall, Charles Scott Graham, Shawn Michael Lambeth, Daniel Frank Moertl
-
Patent number: 6085277Abstract: An interrupt and message batching apparatus and method reduces the number and frequency of processor interrupts and resulting context switches by grouping I/O completion events together with a single processor interrupt in a manner that balances I/O operation latency requirements with processor utilization requirements to optimize overall computer system performance. The invention sends a message from a processor complex to an I/O adapter on an I/O bus commanding an I/O device connected to the I/O adapter to perform a function. Upon completion of the commanded function, the message processor in the I/O adapter generates a message and sends it to the processor complex on the I/O bus. The message is enqueued in the message queue of the memory, a message count is updated, and processor complex interrupt is signalled if and when the message count exceeds a message pacing count.Type: GrantFiled: October 15, 1997Date of Patent: July 4, 2000Assignee: International Business Machines CorporationInventors: Gregory Michael Nordstrom, Shawn Michael Lambeth, Paul Edward Movall, Daniel Frank Moertl, Charles Scott Graham, William Joseph Armstrong, Thomas Rembert Sand
-
Patent number: 6073253Abstract: An apparatus, system and method permitting a variety of reset procedures and corresponding reset states. A device reset control register is provided for each I/O device adapter in single function or multifunction devices. The device reset control registers permit a greater degree of control over single function devices, multifunction device as a whole and individual device functions within a multifunction device. A device immediate status register synchronizes the various reset procedures. A logical power on reset procedure, a directed unit reset procedure and a directed interface reset procedure utilize the greater degree of control that the device reset control registers provide to force the I/O device adapter, single function device or multifunction device into a corresponding logical power on reset state, a directed unit reset state or a directed interface reset state.Type: GrantFiled: December 19, 1997Date of Patent: June 6, 2000Assignee: International Business Machines CorporationInventors: Gregory Michael Nordstrom, Shawn Michael Lambeth, Paul Edward Movall, Daniel Frank Moertl, Charles Scott Graham, Paul John Johnsen, Thomas Rembert Sand
-
Patent number: 6023736Abstract: An apparatus, system and method permitting dynamic configuration of I/O device adapters connected to a bus utilizes a function configuration register to store a READY/NOT READY status for each of the I/O device adapters. Upon the occurrence of a reset condition, dynamic configuration decision logic detects which I/O device adapters are connected to the bus, determines configuration parameters for each connected I/O device adapter, initializes the configuration space for each connected I/O device adapter, and then sets a corresponding flag in the function configuration register to indicate ready status. An I/O device driver interrupts a configuration process to examine the function configuration register. If ready status can be confirmed from this function configuration register within a time out period, then the configuration process may proceed; otherwise, a device error recovery process is initiated.Type: GrantFiled: December 19, 1997Date of Patent: February 8, 2000Assignee: International Business Machines CorporationInventors: Shawn Michael Lambeth, Charles Scott Graham, Daniel Frank Moertl, Paul Edward Movall, Gregory Michael Nordstrom
-
Patent number: 5983292Abstract: An I/O system including a processor complex and system main memory connected to I/O adapters via I/O adapters and I/O bus. A message transport mechanism and method stores an upstream message queue and a downstream message queue in system main memory. Queue addresses are stored both in system main memory and designated registers of I/O adapters. The I/O adapters utilize the queue addresses to manage the transfer of downstream command messages and to send upstream response messages to the system main memory via direct memory access across the I/O bus.Type: GrantFiled: October 15, 1997Date of Patent: November 9, 1999Assignee: International Business Machines CorporationInventors: Gregory Michael Nordstrom, Shawn Michael Lambeth, Paul Edward Movall, Daniel Frank Moertl, Charles Scott Graham, Thomas Rembert Sand