Patents by Inventor Sheng Lu
Sheng Lu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240145494Abstract: An image sensor structure including a substrate, a first pixel structure, a second pixel structure, a dielectric layer, and a conductive layer stack is provided. The first pixel structure includes a first light sensing device. The second pixel structure includes a second light sensing device. The conductive layer stack includes conductive layers. The conductive layer stack has a first opening and a second opening. The first opening is located directly above the first light sensing device and passes through the conductive layers. The second opening is located directly above the second light sensing device and passes through the conductive layers. The second minimum width of the second opening is smaller than the first minimum width of the first opening. The luminous flux of the second pixel structure is different from the luminous flux of the first pixel structure.Type: ApplicationFiled: November 22, 2022Publication date: May 2, 2024Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Ju-Sheng Lu, Yi-Ting Wang, Ming-Chan Liu
-
Patent number: 11972972Abstract: A method for forming an isolation structure includes: forming a trench at a surface of a substrate; forming a mask pattern on the substrate, wherein the mask pattern has an opening communicated with the trench; filling a first isolation material layer in the opening and the trench, wherein a surface of the first isolation material layer defines a first recess; filling a second isolation material layer into the first recess; partially removing the first and second isolation material layers, to form a second recess, performing first and second oblique ion implantation processes, to form damage regions in the first isolation material layer; performing a decoupled plasma treatment, to transform portions of the damage regions into a protection layer having etching selectivity with respect to the damage regions; and removing the damage regions.Type: GrantFiled: October 12, 2021Date of Patent: April 30, 2024Assignee: Winbond Electronics Corp.Inventors: Che-Jui Hsu, Ying-Fu Tung, Chun-Sheng Lu, Mu-Lin Li
-
Publication number: 20240134150Abstract: A lens driving apparatus includes a holder, a cover, a carrier, a first magnet, a coil, a spring, two second magnets and a hall sensor. The holder includes an opening hole. The cover is made of metal material and coupled to the holder. The carrier is movably disposed in the cover, and for coupling to a lens. The first magnet is connected to an inner side of the cover. The coil is wound around an outer side of the carrier, and adjacent to the first magnet. The spring is coupled to the carrier. The second magnets are disposed on one end of the carrier which is toward the holder. The hall sensor is for detecting a magnetic field of any one of the second magnets, wherein the magnetic field is varied according to a relative displacement between the hall sensor and the second magnet which is detected.Type: ApplicationFiled: January 3, 2024Publication date: April 25, 2024Inventors: Chun-Yi LU, Te-Sheng TSENG, Wen-Hung HSU
-
Publication number: 20240131219Abstract: The present invention provides radioactive glass microspheres for embolization and a preparation method and an application thereof. A nuclide oxide and a foaming agent are added into a glass matrix, blended and uniformly mixed for making the foaming agent decomposed and vaporized at a high temperature to generate bubbles, so as to prepare the radioactive glass microspheres for embolization with cavities. The radioactive glass microspheres for embolization have a density of 1.4-2.3 g/cm3, a nuclide loading rate of 15-40 wt % and a higher and more stable radiation dose, can achieve better distribution and deposition effects in liver blood vessels after injection, and can achieve a better therapeutic effect for hepatocellular carcinoma (HCC).Type: ApplicationFiled: August 23, 2023Publication date: April 25, 2024Inventors: Sheng PENG, Fujun ZHANG, Ligong LU, Dafeng YANG
-
Patent number: 11963348Abstract: A method of making a ROM structure includes the operations of forming an active area having a channel, a source region, and a drain region; depositing a gate electrode over the channel; depositing a conductive line over at least one of the source region and the drain region; adding dopants to the source region and the drain region of the active area; forming contacts to the gate electrode, the source region, and the drain; depositing a power rail, a bit line, and at least one word line of the integrated circuit against the contacts; and dividing the active area with a trench isolation structure to electrically isolate the gate electrode from the source region and the drain region.Type: GrantFiled: August 10, 2022Date of Patent: April 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Geng-Cing Lin, Ze-Sian Lu, Meng-Sheng Chang, Chia-En Huang, Jung-Ping Yang, Yen-Huei Chen
-
Publication number: 20240112842Abstract: An inductor and a method of forming the same are provided. The inductor includes a patterned wire structure. The patterned wire structure includes a conductive core, a dielectric film and a magnetic shell. The conductive core includes a pair of end surfaces and an outer surface between the pair of end surfaces. The dielectric film covers the outer surface. The magnetic shell covers the dielectric film. The dielectric film is between the conductive core and the magnetic shell.Type: ApplicationFiled: January 10, 2023Publication date: April 4, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Sheng Lu, Chien-Hung Liu, Nuo Xu
-
Publication number: 20240102194Abstract: A plating system and a method thereof are disclosed. The plating system performs a N-stage plating drilling filling process in which a M-th stage plating drilling filling process with a M-th current density is performed on a hole of a substrate for a M-th plating time to form a M-th plating layer on the to-be-plated layer, wherein N is a positive integer equal to or greater than 3, and M is a positive integer positive integer in a range of 1 to N. Therefore, the technical effect of providing a higher drilling filling rate than conventional plating filling technology under a condition that a total thickness of plating layers is fixed can be achieved.Type: ApplicationFiled: August 7, 2023Publication date: March 28, 2024Inventors: Cheng-EN HO, Yu-Lian CHEN, Cheng-Chi WANG, Yu-Jen CHANG, Yung-Sheng LU, Cheng-Yu LEE, Yu-Ming LIN
-
Patent number: 11942380Abstract: A method includes forming a dummy pattern over test region of a substrate; forming an interlayer dielectric (ILD) layer laterally surrounding the dummy pattern; removing the dummy pattern to form an opening; forming a dielectric layer in the opening; performing a first testing process on the dielectric layer; performing an annealing process to the dielectric layer; and performing a second testing process on the annealed dielectric layer.Type: GrantFiled: October 26, 2020Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Shiang Lin, Chia-Cheng Ho, Chun-Chieh Lu, Cheng-Yi Peng, Chih-Sheng Chang
-
Publication number: 20240080417Abstract: A projection device including a light source module, an optical engine module and a projection lens is provided. The optical engine module includes a casing, a heat-conducting base, a heat pipe, a light valve and a thermal conductive layer. The casing has an opening. The heat-conducting base has an assembly opening, wherein the heat-conducting base is disposed on the casing, and the assembly opening is aligned with the opening of the casing. The heat pipe is connected to the heat-conducting base and disposed on the heat-conducting base. The light valve is disposed on the heat-conducting base corresponding to the assembly opening. The light valve is thermally coupled to the heat-conducting base through the thermal conductive layer. The light valve has a first stepped surface and a second stepped surface, and the thermal conductive layer covers at least a part of the first stepped surface and the second stepped surface.Type: ApplicationFiled: September 5, 2023Publication date: March 7, 2024Applicant: Coretronic CorporationInventors: Cheng-Han Lu, Chih-Sheng Wu
-
Patent number: 11908953Abstract: A manufacturing method of a memory device are provided. The method includes following steps. A gate stacking structure is formed over a substrate. A first insulating layer, a second insulating layer and a mask material layer are sequentially formed over the substrate to cover the gate stacking structure. An ion implantation process is performed on the mask material layer to form a doped portion in the mask material layer. The doped portion caps on a top portion of the gate stacking structure. A first patterning process is performed on the mask material layer using the doped portion as a shadow mask to remove a bottom portion of the mask material layer extending along a surface of the substrate. A second patterning process is performed to remove the doped portion of the mask material layer and an exposed bottom portion of the second insulating layer surrounding the gate stacking structure.Type: GrantFiled: December 15, 2022Date of Patent: February 20, 2024Assignee: Winbond Electronics Corp.Inventors: Che-Jui Hsu, Ying-Fu Tung, Chun-Sheng Lu, Kuo-Feng Huang, Yu-Chi Kuo, Wang-Ta Li
-
Publication number: 20240016066Abstract: A memory device includes a substrate, a reference layer, a tunneling layer, a film stack, and a capping layer. The reference layer is disposed on the substrate. The tunneling layer is disposed on the reference layer. The film stack is formed over the tunneling layer and on the substrate, wherein the film stack includes a first free layer, a spacer with high exchange stiffness constant and a second free layer. The first free layer is in contact with the tunneling layer and the film stack. The spacer with high exchange stiffness constant is sandwiched between the first free layer and the second free layer. The capping layer is disposed on and electrically connected to the film stack.Type: ApplicationFiled: July 10, 2022Publication date: January 11, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Sheng Lu, Zhi-Ren Xiao, Nuo Xu, Zhiqiang Wu
-
Publication number: 20230394006Abstract: An FPGA-based USB3.0/3.1 control system, including: a USB control module including a USB3.0 control module and/or a USB3.1 control module; a PCS logic module connected to the USB control module via a PIPE interface; an FPGA Serdes serial communication module connected to the PCS logic module; and an external daughter card module connected to the FPGA Serdes serial communication module, wherein the PCS logic module, the FPGA Serdes serial communication module and the external daughter card module are connected in sequence to achieve a port physical layer function for testing the USB 3.0 control module and the USB 3.1 control module. The control system solves the cumbersome problems of incomplete emulation verification, test mode limitations, and unchangeable hardware functions in the prior art.Type: ApplicationFiled: January 29, 2021Publication date: December 7, 2023Inventors: Zhihao YIN, Sheng LU, Kai FAN, Xiao XIAO, Kai CHENG
-
Publication number: 20230394121Abstract: A USB protocol-based IP infringement identification method for USB devices, including the following steps: S1, connecting an infringement identification device at a peer side of the USB host to be tested; S2, the USB host to be tested entering compliance mode; S3, the infringement identification device sending an X.LFPS file to the USB host to be tested; S4, upon the USB host to be tested receiving the X.LFPS file, the USB host to be tested sending IP copyright information to the infringement identification device; S5, determining whether the USB host to be tested infringes the IP. The infringement identification of the USB device to be tested is performed by using the compliance mode specified in the USB protocol, which is more stable, reliable and can also save costs.Type: ApplicationFiled: January 29, 2021Publication date: December 7, 2023Inventors: Kai CHENG, Sheng LU, YirngAn CHEN, Xin JIANG, Xiao XIAO
-
Publication number: 20230389447Abstract: A method of forming a semiconductor device includes providing a bottom electrode; a magnetic tunneling junction (MTJ) element over the bottom electrode; a top electrode over the MTJ element; and a sidewall spacer abutting the MTJ element, wherein at least one of the bottom electrode, the top electrode, and the sidewall spacer includes a magnetic material.Type: ApplicationFiled: August 9, 2023Publication date: November 30, 2023Inventors: Tsung-Chieh Hsiao, Po-Sheng Lu, Wei-Chih Wen, Liang-Wei Wang, Yu-Jen Wang, Dian-Hau Chen, Yen-Ming Chen
-
Publication number: 20230354718Abstract: A magnetic tunnel junction (MTJ) stack includes a reference layer, a tunnel barrier layer, a free layer, and a superparamagnetic layer. The reference layer has a fixed magnetization direction. The tunnel barrier layer is disposed on the reference layer, and includes an insulating material. The free layer has a changeable magnetization direction, and is disposed on the tunnel barrier layer opposite to the reference layer. The superparamagnetic layer is disposed on the free layer opposite to the tunnel barrier layer. Methods for manufacturing the MTJ stack are also disclosed.Type: ApplicationFiled: May 2, 2022Publication date: November 2, 2023Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Nuo XU, Po-Sheng LU, Zhi-Ren XIAO, Zhiqiang WU
-
Publication number: 20230352594Abstract: Various embodiments of the present disclosure provide a semiconductor device structure. In one embodiment, the semiconductor device structure includes a source/drain feature over a substrate, a plurality of semiconductor layers over the substrate, a gate electrode layer surrounding a portion of each of the plurality of the semiconductor layers, a gate dielectric layer in contact with the gate electrode layer, and a cap layer. The cap layer has a first portion disposed between the plurality of semiconductor layers and the source/drain feature and a second portion extending outwardly from opposing ends of the first portion. The semiconductor device structure further includes a dielectric spacer disposed between and in contact with the source/drain feature and the second portion of the cap layer.Type: ApplicationFiled: April 29, 2022Publication date: November 2, 2023Inventors: Yen-Sheng LU, Chung-Chi WEN, Yen-Ting CHEN, Wei-Yang LEE, Chia-Pin LIN, Chih-Chiang CHANG, Chien-I KUO, Yuan-Ching PENG, Chih-Ching WANG, Wen-Hsing Hsieh, Chii-Horng LI, Yee-Chia YEO
-
Patent number: 11748295Abstract: A scramble and descramble hardware implementation method based on data bit width expansion. After expansion, redundant terms are eliminated, and scramble/descramble operation results within the current operation cycle and the value of the shift register after shifting are calculated at once. The present method exhibits advantageous effects with respect to the scramble and descramble polynomial defined by USB3.1 and PCI-Express3.0 protocols, and can obtain a relatively small hardware delay, so that the system can work at a higher frequency.Type: GrantFiled: January 29, 2021Date of Patent: September 5, 2023Assignee: CORIGINE (SHANGHAI), INC.Inventors: Kai Fan, YirngAn Chen, Sheng Lu
-
Publication number: 20230274056Abstract: A method for a parallelism-aware wavelength-routed optical networks-on-chip design is proposed, which is executed by a computer, the method comprising using the computer to perform the following: providing a WRONoC netlist, design specs and design rules; performing a network construction such that potential positions of each core of a plurality of cores, a plurality of waveguides and a plurality of microring resonators (MRRs) are determined to create a topology; performing a message routing to minimize MRR type usage of the MRRs in the topology; and performing a MRR radius selection to select a radius from MRR-radius options for each MRR type in said topology based on a simulated annealing.Type: ApplicationFiled: February 28, 2022Publication date: August 31, 2023Inventors: Kuan-Cheng Chen, Yan-Lin Chen, Yu-Sheng Lu, Yao-Wen Chang, Yu-Tsang Hsieh
-
Publication number: 20230221645Abstract: A multi-spray RRC process with dynamic control to improve final yield and further reduce resist cost is disclosed. In one embodiment, a method, includes: dispensing a first layer of solvent on a semiconductor substrate while spinning at a first speed for a first time period; dispensing the solvent on the semiconductor substrate while spinning at a second speed for a second time period so as to transform the first layer to a second layer of the solvent; dispensing the solvent on the semiconductor substrate While spinning at a third speed for a third time period so as to transform the second layer to a third layer of the solvent; dispensing the solvent on the semiconductor substrate while spinning at a fourth speed for a fourth time period so as to transform the third layer to a fourth layer of the solvent; and dispensing a first layer of photoresist on the fourth layer of the solvent while spinning at a fifth speed for a fifth period of time.Type: ApplicationFiled: February 27, 2023Publication date: July 13, 2023Inventors: Ming-Hsuan CHUANG, Po-Sheng LU, Shou-Wen KUO, Cheng-Yi HUANG, Chia-Hung CHU
-
Patent number: D1024959Type: GrantFiled: September 2, 2021Date of Patent: April 30, 2024Assignee: VOLTRONIC POWER TECHNOLOGY CORP.Inventors: You-Sheng Chiang, Yu-Cheng Lu, Juor-Ming Hsieh