Patents by Inventor Shigeaki Okutani
Shigeaki Okutani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7634524Abstract: A cyclic equation setting unit transforms and sets a Taylor series equation for calculating a sine function into a single cyclic equation common to terms of the Taylor series equation, the single cyclic equation having a new known number Q that is defined by multiplying a known number Q and the square of a variable X, shifting the result by a shift number S and then adding a constant K thereto. An adjustment unit adjusts and prepares the shift number S such that within a variation range of the variable X the variable X has a maximum value 1 with the constant K being not greater than 1. A cyclic equation executing unit inputs and converts angle information i to the variable X, and executing the cyclic equation in sequence from higher order term to lower order term for the number of terms of the Taylor series equation to derive a sine function of the angle information i.Type: GrantFiled: April 14, 2004Date of Patent: December 15, 2009Assignee: Fujitsu LimitedInventors: Shigeaki Okutani, Toshiro Nakazuru, Noboru Morita
-
Patent number: 7620676Abstract: Input data is divided into a plurality of blocks, and the blocks are corresponded to each address of the lookup table, and a block is divided into a plurality of sections according to the change of the output data, and at this time position information to indicates the boundary of the section, and output data in each section are stored in an address corresponding to each block, so that the memory capacity required for the lookup table can be decreased.Type: GrantFiled: February 3, 2006Date of Patent: November 17, 2009Assignee: Fujitsu LimitedInventors: Shigeaki Okutani, Toshiro Nakazuru, Noboru Morita
-
Patent number: 7461114Abstract: A Fourier transform apparatus whose pipeline width is independent of transform point number of individual pipeline FFT circuits in each stage and composed of a preceding stage and a succeeding stage. Each of the stages includes M(power of 2)-point radix 2 pipeline FFT circuits each having two-parallel inputs/outputs in a number of a (divisor of M) which are equal in respect to the transform point number and data permutating means for data supply to the transform means of each stage so that the pipeline width of the Fourier transform apparatus is made independent of the transform point numbers of the individual pipeline FFT circuits in each stage.Type: GrantFiled: August 22, 2003Date of Patent: December 2, 2008Assignee: Fujitsu LimitedInventors: Toshiro Nakazuru, Shigeaki Okutani, Noboru Morita
-
Publication number: 20060190515Abstract: Input data is divided into a plurality of blocks, and the blocks are corresponded to each address of the lookup table, and a block is divided into a plurality of sections according to the change of the output data, and at this time position information to indicates the boundary of the section, and output data in each section are stored in an address corresponding to each block, so that the memory capacity required for the lookup table can be decreased.Type: ApplicationFiled: February 3, 2006Publication date: August 24, 2006Applicant: FUJITSU LIMITEDInventors: Shigeaki Okutani, Toshiro Nakazuru, Noboru Morita
-
Patent number: 6938191Abstract: The present invention provides an access control device and a testing method that can simplify the software operations in an access control operation such as a JTAG control operation, and enable the hardware to perform a high-speed control operation. The access control device conducts a test or diagnosis on an object by accessing a serial interface based on a command and data that specify a testing or diagnosing route. Under the control of a processor, a control circuit in the access control device executes an access sequence in accordance with a command string and an input data string stored in a memory, and stores the data outputted from the object to be tested or diagnosed in the memory as an output data string. The control circuit sets a state transition route for each objective state in advance, so that a transition route can be readily determined for an objective state specified by the command string.Type: GrantFiled: March 25, 2002Date of Patent: August 30, 2005Assignee: Fujitsu LimitedInventors: Keiji Sato, Toshiro Nakazuru, Shigeaki Okutani, Noboru Morita
-
Publication number: 20050131975Abstract: A cyclic equation setting unit transforms and sets a Taylor series equation for calculating a sine function into a single cyclic equation common to terms of the Taylor series equation, the single cyclic equation having a new known number Q that is defined by multiplying a known number Q and the square of a variable X, shifting the result by a shift number Sand then adding a constant K thereto. An adjustment unit adjusts and prepares the shift number S such that within a variation range of the variable X the variable X has a maximum value 1 with the constant K being not greater than 1. A cyclic equation executing unit inputs and converts angle information i to the variable X, and executing the cyclic equation in sequence from higher order term to lower order term for the number of terms of the Taylor series equation to derive a sine function of the angle information i.Type: ApplicationFiled: April 14, 2004Publication date: June 16, 2005Applicant: FUJITSU LIMITEDInventors: Shigeaki Okutani, Toshiro Nakazuru, Noboru Morita
-
Publication number: 20040039765Abstract: A Fourier transform apparatus whose pipeline width is independent of transform point number of individual pipeline FFT circuits in each stage and composed of a preceding stage and a succeeding stage. Each of the stages includes M(power of 2)-point radix 2 pipeline FFT circuits each having two-parallel inputs/outputs in a number of a (divisor of M) which are equal in respect to the transform point number and data permutating means for data supply to the transform means of each stage so that the pipeline width of the Fourier transform apparatus is made independent of the transform point numbers of the individual pipeline FFT circuits in each stage.Type: ApplicationFiled: August 22, 2003Publication date: February 26, 2004Applicant: FUJITSU LIMITEDInventors: Toshiro Nakazuru, Shigeaki Okutani, Noboru Morita
-
Publication number: 20030046619Abstract: The present invention provides an access control device and a testing method that can simplify the software operations in an access control operation such as a JTAG control operation, and enable the hardware to perform a high-speed control operation. The access control device conducts a test or diagnosis on an object by accessing a serial interface based on a command and data that specify a testing or diagnosing route. Under the control of a processor, a control circuit in the access control device executes an access sequence in accordance with a command string and an input data string stored in a memory, and stores the data outputted from the object to be tested or diagnosed in the memory as an output data string. The control circuit sets a state transition route for each objective state in advance, so that a transition route can be readily determined for an objective state specified by the command string.Type: ApplicationFiled: March 25, 2002Publication date: March 6, 2003Applicant: FUJITSU LIMITEDInventors: Keiji Sato, Toshiro Nakazuru, Shigeaki Okutani, Noboru Morita
-
Patent number: 5959862Abstract: When the number of pieces of data which are operated on by an operation unit per unit time is N times the number of pieces of data entered into a data entry section per unit time and the operation unit performs an operation on a data set consisting of K samples of data, the data set extraction starting positions on a data string entered into the data entry section are shifted by K/N samples. Each of data sets thus extracted from the data string is sent to the operation unit to be operated on. This configuration permits the precision of operations by the operation unit to be improved according to the ratio K/N without reducing the operation efficiency of the operation unit.Type: GrantFiled: February 16, 1995Date of Patent: September 28, 1999Assignee: Fujitsu LimitedInventors: Toshiharu Kawanishi, Osamu Nomura, Tetsuro Nagashima, Takashi Iino, Shigeaki Okutani
-
Patent number: 5701436Abstract: Herein disclosed is an information processing apparatus having a synchronous storage and the synchronous storage which can resume an operation continuing from before an interruption without hindrance even after a series of read/write operations have been interrupted and a read/write of internal condition values has been performed in a scanning operation or the like. The information processing apparatus successively selects information stored in address backup registers in two stages and data backup registers in two stages and outputs the selected information to the synchronous storage when a normal operation is resumed, thereby restoring an address data register, a data input register and a data output register to the same conditions as before the interruption of the normal operation. This invention is applicable to a synchronous storage accessible in synchronism with a system clock and an information processing apparatus having such synchronous storage.Type: GrantFiled: July 28, 1995Date of Patent: December 23, 1997Assignee: Fujitsu LimitedInventors: Tetsuro Nagashima, Toshiharu Kawanishi, Shigeaki Okutani, Osamu Nomura, Takashi Iino
-
Patent number: 4507728Abstract: The present invention is a data processing system which has plural operation units which can execute plural instructions in parallel. The system also has plural instruction control units each of which comprises at least two stages, one for reading source operands from a local storage, and another for writing a resultant operand into the local storage. Each instruction control unit is provided with specific bank timing signals for accessing the local storage.Type: GrantFiled: March 9, 1982Date of Patent: March 26, 1985Assignee: Fujitsu LimitedInventors: Kazushi Sakamoto, Tetsuro Okamoto, Shigeaki Okutani
-
Patent number: 4435765Abstract: The present invention discloses a data processing system where a plurality of vector registers consisting of plurality of elements are provided between a main memory unit and an operational processing unit, the desired data is transferred to the vector registers from the main memory unit and is held therein, and various processings such as a logical operation are carried out by sequentially accessing the elements within said vector registers. The present invention also includes a plurality of memory banks which can be independently accessed and are provided for the vector registers. A series of elements of each vector register are interleaved in the plurality of memory banks and the elements having the same numbering in each vector register are arranged in the same memory bank. Timing necessary for starting access to a series of elements of said vector registers are specified for each class of processing, so that the vector operation processings can be done very effectively and without operand collision.Type: GrantFiled: November 18, 1981Date of Patent: March 6, 1984Assignee: Fujitsu LimitedInventors: Keiichiro Uchida, Hiroshi Tamura, Tetsuro Okamoto, Shigeaki Okutani