Patents by Inventor Shih Chuan Huang

Shih Chuan Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11955552
    Abstract: A semiconductor device structure includes a source/drain feature comprising a first surface, a second surface opposing the first surface, and a sidewall connecting the first surface to the second surface. The structure also includes a dielectric layer having a continuous surface in contact with the entire second surface of the source/drain feature, a semiconductor layer having a first surface, a second surface opposing the first surface, and a sidewall connecting the first surface to the second surface, wherein the sidewall of the semiconductor layer is in contact with the sidewall of the source/drain feature. The structure also includes a gate dielectric layer in contact with the continuous surface of the dielectric layer and the second surface of the semiconductor layer, and a gate electrode layer surrounding a portion of the semiconductor layer.
    Type: Grant
    Filed: November 14, 2022
    Date of Patent: April 9, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Li-Zhen Yu, Huan-Chieh Su, Shih-Chuan Chiu, Lin-Yu Huang, Cheng-Chi Chuang, Chih-Hao Wang
  • Patent number: 11949016
    Abstract: A method of fabricating a device includes providing a fin element in a device region and forming a dummy gate over the fin element. In some embodiments, the method further includes forming a source/drain feature within a source/drain region adjacent to the dummy gate. In some cases, the source/drain feature includes a bottom region and a top region contacting the bottom region at an interface interposing the top and bottom regions. In some embodiments, the method further includes performing a plurality of dopant implants into the source/drain feature. In some examples, the plurality of dopant implants includes implantation of a first dopant within the bottom region and implantation of a second dopant within the top region. In some embodiments, the first dopant has a first graded doping profile within the bottom region, and the second dopant has a second graded doping profile within the top region.
    Type: Grant
    Filed: May 13, 2021
    Date of Patent: April 2, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Shih-Hao Lin, Chih-Chuan Yang, Chih-Hsuan Chen, Bwo-Ning Chen, Cha-Hon Chou, Hsin-Wen Su, Chih-Hsiang Huang
  • Publication number: 20230408930
    Abstract: In a method of tool matching, aberration maps of two or more optical systems of two or more scanner tools are determined. A photoresist pattern is generated by projecting a first layout pattern by an optical system of each one of the two or more scanner tools on a respective substrate. One or more Zernike coefficients of the two or more optical systems are adjusted based on the determined aberration maps of the two or more optical systems to minimize critical dimension (CD) variations in a first region of the photoresist patterns on each respective substrate.
    Type: Application
    Filed: June 17, 2022
    Publication date: December 21, 2023
    Inventors: Shih-Chuan HUANG, Sheng-Min WANG, Shih-Ming CHANG, Ken-Hsien HSIEH
  • Patent number: 10540313
    Abstract: Example implementations relate to computing devices with movable input/output (I/O) connectors. For example, a computing device may include a chassis of the computing device and an I/O connector to connect an I/O device to the computing device. The I/O connector may be movable about an axis relative to the chassis by at least 180 degrees such that the I/O connector is accessible from multiple sides of the chassis.
    Type: Grant
    Filed: December 11, 2015
    Date of Patent: January 21, 2020
    Assignee: Hewlett-Packard Development Company, L.P.
    Inventors: Shih Chuan Huang, Yu Cheng Wu, Chih Sheng Liao, Hsin Wen Hsu, Benjiman White, William E. Hertling, Mike Whitmarsh
  • Patent number: 10514737
    Abstract: A powered device powered by power over Ethernet, PoE, and DC power supply comprises a DC supply circuit, for providing a power required by the powered device, to the powered device via a DC adapter, a PoE circuit, for providing the power to the powered device via a power source equipment, PSE, and a monitoring circuit, connecting with the DC supply circuit and the PoE circuit, for outputting the power to the powered device from the DC supply circuit or the PoE circuit with at least one of a plurality of metal-oxide-semiconductor field-effect transistors, MOSFETs, and bipolar junction transistors, BJTs.
    Type: Grant
    Filed: September 25, 2018
    Date of Patent: December 24, 2019
    Assignee: Wistron Corporation
    Inventors: Shih-Chuan Huang, I-Ming Chen
  • Publication number: 20190250683
    Abstract: A powered device powered by power over Ethernet, PoE, and DC power supply comprises a DC supply circuit, for providing a power required by the powered device, to the powered device via a DC adapter, a PoE circuit, for providing the power to the powered device via a power source equipment, PSE, and a monitoring circuit, connecting with the DC supply circuit and the PoE circuit, for outputting the power to the powered device from the DC supply circuit or the PoE circuit with at least one of a plurality of metal-oxide-semiconductor field-effect transistors, MOSFETs, and bipolar junction transistors, BJTs.
    Type: Application
    Filed: September 25, 2018
    Publication date: August 15, 2019
    Inventors: Shih-Chuan Huang, I-Ming Chen
  • Publication number: 20180276168
    Abstract: Example implementations relate to computing devices with movable input/output (I/O) connectors. For example, a computing device may include a chassis of the computing device and an I/O connector to connect an I/O device to the computing device. The I/O connector may be movable about an axis relative to the chassis by at least 180 degrees such that the I/O connector is accessible from multiple sides of the chassis.
    Type: Application
    Filed: December 11, 2015
    Publication date: September 27, 2018
    Applicant: Hewlett-Packard Development Company, L.P.
    Inventors: Shih Chuan HUANG, Yu Cheng WU, Chih Sheng LIAO, Hsin Wen HSU, Benjiman WHITE, William E. HERTLING, Mike WHITMARSH
  • Patent number: 9614948
    Abstract: A telephone and an audio control method thereof are provided. The telephone includes a connector, a detecting circuit and an audio control unit. The connector connects an audio transceiver. The detecting circuit couples the connector, and generates a detecting voltage by detecting the audio transceiver through the connector. The audio controlling unit couples the detecting circuit and the connector. The audio control unit includes an analog-to-digital converter, an audio codec and a processing unit. The analog-to-digital converter is configured to covert the detecting voltage into a digital code. The audio codec provides at least two audio configurations. The processing unit identifies the audio transceiver according to the digital code, and controls the audio codec to switch to the audio configuration adapted to the identified audio transceiver to process audio data of the audio transceiver.
    Type: Grant
    Filed: March 9, 2015
    Date of Patent: April 4, 2017
    Assignee: Wistron Corporation
    Inventors: Shih-Chuan Huang, Hsin-Chun Lee, Chih-Hao Chang
  • Publication number: 20160173695
    Abstract: A telephone and an audio control method thereof are provided. The telephone includes a connector, a detecting circuit and an audio control unit. The connector connects an audio transceiver. The detecting circuit couples the connector, and generates a detecting voltage by detecting the audio transceiver through the connector. The audio controlling unit couples the detecting circuit and the connector. The audio control unit includes an analog-to-digital converter, an audio codec and a processing unit. The analog-to-digital converter is configured to covert the detecting voltage into a digital code. The audio codec provides at least two audio configurations. The processing unit identifies the audio transceiver according to the digital code, and controls the audio codec to switch to the audio configuration adapted to the identified audio transceiver to process audio data of the audio transceiver.
    Type: Application
    Filed: March 9, 2015
    Publication date: June 16, 2016
    Inventors: Shih-Chuan Huang, Hsin-Chun Lee, Chih-Hao Chang
  • Patent number: 8659542
    Abstract: A driving circuit for driving electronic paper is provided, which includes a plurality of driving units. Each driving unit couples to display units of a row of the electronic paper through a data terminal for driving a display unit from a previous gray level to a target gray level during a driving period. Each driving unit includes a data driver and a switch. The data driver respectively provides a black data DC voltage and a white data DC voltage to the data terminal during a black phase and a white phase of the driving period, and provides a first pulse and a second pulse to the data node during a program phase of the driving period. The switch conducts the data node to a middle voltage between the first pulse and the second pulse.
    Type: Grant
    Filed: August 8, 2011
    Date of Patent: February 25, 2014
    Assignee: Orise Technology Co., Ltd.
    Inventors: Cheng-Chin Liu, Shih-Chuan Huang
  • Patent number: 8390637
    Abstract: The present invention relates to a method for frame memory access and a display driver using the same. The method is a data moving method for allowing a display driver integrated circuit built in a portrait style frame memory to be used in a landscape mode. The spirit of the method is to repeatedly read data from the portrait style frame memory to the shift register, and move the data on the shift register to put the data to the correct data latch to constitute complete scan line data. Therefore, the portrait style display driver integrated circuit may drive a landscape mode display panel.
    Type: Grant
    Filed: April 16, 2009
    Date of Patent: March 5, 2013
    Assignee: Orise Technology Co., Ltd.
    Inventors: Szu-Mien Wang, Dan-Chi Yang, Shih Chuan Huang
  • Publication number: 20120038686
    Abstract: A driving circuit for driving electronic paper is provided, which includes a plurality of driving units. Each driving unit couples to display units of a row of the electronic paper through a data terminal for driving a display unit from a previous gray level to a target gray level during a driving period. Each driving unit includes a data driver and a switch. The data driver respectively provides a black data DC voltage and a white data DC voltage to the data terminal during a black phase and a white phase of the driving period, and provides a first pulse and a second pulse to the data node during a program phase of the driving period. The switch conducts the data node to a middle voltage between the first pulse and the second pulse.
    Type: Application
    Filed: August 8, 2011
    Publication date: February 16, 2012
    Applicant: Orise Technology Co., Ltd.
    Inventors: Cheng-Chin Liu, Shih-Chuan Huang
  • Publication number: 20100123730
    Abstract: The present invention relates to a method for frame memory access and a display driver using the same. The method is a data moving method for allowing a display driver integrated circuit built in a portrait style frame memory to be used in a landscape mode. The spirit of the method is to repeatedly read data from the portrait style frame memory to the shift register, and move the data on the shift register to put the data to the correct data latch to constitute complete scan line data. Therefore, the portrait style display driver integrated circuit may drive a landscape mode display panel.
    Type: Application
    Filed: April 16, 2009
    Publication date: May 20, 2010
    Inventors: Szu-Mien WANG, Dan-Chi Yang, Shih Chuan Huang