Patents by Inventor Shih-Hsiung Huang
Shih-Hsiung Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240171171Abstract: A bootstrapped switch includes a first transistor, a second transistor, a first capacitor, three switches, and a switch circuit. The switch circuit includes a first switch, a second switch, a second capacitor, and a resistor. The first transistor receives the input voltage and outputs the output voltage. The first terminal of the second transistor receives the input voltage, and the second terminal of the second transistor is coupled to the first terminal of the first capacitor. The control terminal of the first switch receives a clock. The second switch is coupled between the control terminal of the first transistor and the first switch. The second capacitor is coupled between the control terminal of the first switch and the control terminal of the second switch. The resistor is coupled between the control terminal of the second switch and a reference voltage.Type: ApplicationFiled: January 24, 2024Publication date: May 23, 2024Inventor: SHIH-HSIUNG HUANG
-
Publication number: 20240145898Abstract: An electronic device including a metal casing and at least one antenna module is provided. The metal casing includes at least one window. The at least one antenna module is disposed in the at least one window. The at least one antenna module includes a first radiator and a second radiator. The first radiator includes a feeding end, a first ground end joined to the metal casing, a second ground end, a first portion extending from the feeding end to the first ground end, and a second portion extending from the feeding end to the second ground end. A first coupling gap is between the second radiator and the first portion. A second coupling gap is between at least part of the second radiator and the metal casing, and the second radiator includes a third ground end joined to the metal casing.Type: ApplicationFiled: September 8, 2023Publication date: May 2, 2024Applicant: PEGATRON CORPORATIONInventors: Chien-Yi Wu, Chao-Hsu Wu, Sheng-Chin Hsu, Chih-Wei Liao, Hau Yuen Tan, Cheng-Hsiung Wu, Shih-Keng Huang
-
Patent number: 11955707Abstract: An antenna module includes first to third radiators and a ground radiator. The first radiator includes first and second sections and excites at a first frequency band. An extension direction of the first section, including a feeding end, is not parallel to an extension direction of the second section. The second radiator includes third and fourth sections. The third section extends from an intersection of the first and second sections. The third section excites at a second frequency band. The third radiator is disposed beside the first radiator and away from the second radiator. The ground radiator is disposed on one side of the first, second, and third radiators, and includes a ground end. The fourth section of the second radiator is connected to the third section and the ground radiator. The third radiator is connected to the ground end.Type: GrantFiled: April 19, 2022Date of Patent: April 9, 2024Assignee: PEGATRON CORPORATIONInventors: Chao-Hsu Wu, Hau Yuen Tan, Chien-Yi Wu, Shih-Keng Huang, Cheng-Hsiung Wu, Ching-Hsiang Ko
-
Publication number: 20240113726Abstract: A time-interleaved analog to digital converter includes capacitor array circuits, first and second transfer circuits, a fine converter circuitry, a control circuitry, and an encoder circuit. The capacitor array circuits sample an input signal and generate first residues according to first quantization signals. The first and second transfer circuits transfer first and second residues respectively. The fine converter circuitry performs a signal conversion on the first and second residues according to a conversion control signal to generate a second quantization signal. The control circuitry generates a count signal according to the second quantization signal, and outputs the count signal as a switching signal. The capacitor array circuits generate the second residues in response to the signal conversion, and adjusts those residues according to the switching signal. The encoder circuit generates a digital output according to a corresponding first quantization signal and the second quantization signal.Type: ApplicationFiled: April 20, 2023Publication date: April 4, 2024Inventor: SHIH-HSIUNG HUANG
-
Publication number: 20240113720Abstract: A time-interleaved analog to digital converter (ADC) includes capacitor array circuits, a flash ADC, first and second circuits, a converter, and an encoder circuit. The capacitor array circuits sample an input signal and generate first residue signals according to first quantization signals. The flash ADC samples the input signal and generates the first quantization signals. The first circuits transfer the first residue signals from the capacitor array circuits. The converter performs a signal conversion according to the first and the second residue signals to generate a second quantization signal. The second circuits transfer second residue signals to the converter. The capacitor array circuits further generate the second residue signal in response to the signal conversion. The encoder circuit generates a digital output according to one of the first quantization signals and the second quantization signals.Type: ApplicationFiled: April 28, 2023Publication date: April 4, 2024Inventor: SHIH-HSIUNG HUANG
-
Publication number: 20240113723Abstract: A time-interleaved analog to digital converter includes first and second capacitor array circuits, first and second transfer circuits, a fine converter circuitry, and an encoder circuit. The capacitor array circuits sample an input signal and generate first residues according to first quantization signals. The first and second transfer circuits transfer first and second residues respectively. The fine converter circuitry performs a noise shaping signal conversion on the first and second residues to generate a second quantization signal. A turn-on time of the corresponding first transfer circuit is determined based on the coarse conversion corresponding to a first capacitor array circuit and the noise shaping signal conversion corresponding to a second capacitor array circuit to selectively bring forward a start time of the noise shaping signal conversion. The encoder circuit generates a digital output according to the first and the second quantization signals.Type: ApplicationFiled: March 31, 2023Publication date: April 4, 2024Inventor: SHIH-HSIUNG HUANG
-
Patent number: 11947281Abstract: A method for filling toner into a toner cartridge includes the steps of (a) taking a container, which accommodates the toner therein and has opposite first and second ends, and then forming a toner outlet at the first end, (b) sleeving the toner cartridge, which is provided at an end thereof with an opening, onto the container from the first end to the second end via the opening, (c) forming an air permeable hole at the second end, (d) withdrawing the container from the toner cartridge to enable the toner to leave the container via the toner outlet and stay inside the toner cartridge, and (e) sealing the opening of the toner cartridge by a cover. The method is simple and convenient to operate. With the method, the toner can be effectively filled without leakage and with reduced amount of residual toner.Type: GrantFiled: December 15, 2022Date of Patent: April 2, 2024Assignees: GENERAL PLASTIC INDUSTRIAL CO., LTD., KATUN CORPORATIONInventors: Shih-Hsiung Huang, Kuan-Tung Li, Thn-Chn Yu, Chin-His Chuang, Jean Guay
-
Patent number: 11936354Abstract: An amplifier circuit is provided. The amplifier circuit outputs a pair of differential output signals through a first output terminal and a second output terminal. The amplifier circuit includes a first amplifier stage electrically connected to a first node and a second node for amplifying a pair of differential input signals; a second amplifier stage which is electrically connected to the first node and the second node and coupled to the first output terminal and the second output terminal; a first switch, coupled between the first output terminal and a first reference voltage; a second switch, coupled between the second output terminal and the first reference voltage; a third switch, coupled between the first node and the first reference voltage; a fourth switch coupled between the second node and the first reference voltage; and a fifth switch coupled between a second reference voltage and the first amplifier stage.Type: GrantFiled: May 10, 2022Date of Patent: March 19, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang
-
Patent number: 11923831Abstract: A bootstrapped switch includes a first transistor, a second transistor, a first capacitor, three switches, and a switch circuit. The switch circuit includes a first switch, a second switch, a second capacitor, and a resistor. The first transistor receives the input voltage and outputs the output voltage. The first terminal of the second transistor receives the input voltage, and the second terminal of the second transistor is coupled to the first terminal of the first capacitor. The control terminal of the first switch receives a clock. The second switch is coupled between the control terminal of the first transistor and the first switch. The second capacitor is coupled between the control terminal of the first switch and the control terminal of the second switch. The resistor is coupled between the control terminal of the second switch and a reference voltage.Type: GrantFiled: May 31, 2022Date of Patent: March 5, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang
-
Patent number: 11923866Abstract: The present invention discloses a DAC method having signal calibration mechanism is provided. Operation states of current sources are controlled to generate an output analog signal by a DAC circuit according to a codeword of an input digital signal. An echo signal is generated by an echo transmission circuit according to the output analog signal. The codeword is mapped to generate an offset signal by a calibration circuit according to a codeword offset mapping table. The offset signal is processed to generate an echo-canceling signal by an echo-canceling circuit. By a calibration parameter calculation circuit, offset amounts are generated according to a difference between the echo signal and the echo-canceling signal, the offset amounts are grouped to perform statistic operation according to the operation states and current offset values are calculated according to calculation among groups and converted to codeword offset values to update the codeword offset mapping table.Type: GrantFiled: March 1, 2022Date of Patent: March 5, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Hsuan-Ting Ho, Shih-Hsiung Huang, Liang-Wei Huang
-
Publication number: 20240072743Abstract: The present disclosure discloses an amplifier circuit having reset mechanism. A pair of upper-half branches are electrically coupled between a first supply voltage and a pair of differential output terminals, are symmetrical and each includes at least one P-type transistor. A pair of lower-half branches are electrically coupled between the pair of differential output terminals and a second supply voltage, are symmetrical and each includes at least one N-type transistor. The P-type transistors and the N-type transistors are categorized into transistor groups that perform differential signal receiving process in turn in an interlaced manner under an interlaced input mode and perform reset signal receiving process to be turned on and be AC grounded when the differential signal receiving process is not performed such that the differential output terminals generate differential outputs.Type: ApplicationFiled: August 25, 2023Publication date: February 29, 2024Inventor: SHIH-HSIUNG HUANG
-
Patent number: 11899049Abstract: The present invention discloses a comparison circuit having adaptive comparison mechanism is provided. A comparator is enabled by an enabling signal having an enabling state during a comparison stage to compare a first voltage and a second voltage to generate a comparison result. A comparison determining circuit sets a stage indication signal at an unfinished state and a finished state before and after the comparison result is generated. A time accumulating circuit starts to accumulate an accumulated time when the enabling signal is at the enabling state and stops accumulating when the stage indication signal is at the finished state to generate a comparison time. A determining circuit performs statistics on the comparison time to generate a predetermined threshold time and sets a predetermined comparison result as the comparison result under the condition that the comparison result is not generated and the accumulated time exceeds the predetermined threshold time.Type: GrantFiled: October 25, 2022Date of Patent: February 13, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang
-
Patent number: 11901866Abstract: An amplifier circuit, which has a first output terminal and a second output terminal, includes a first charge-steering amplifier, a second charge-steering amplifier, a first switch, and a second switch. The first charge-steering amplifier includes a first input terminal, a second input terminal, a first capacitor, and a second capacitor, and is used for amplifying a first input signal in a first operation period. The second charge-steering amplifier includes a third input terminal, a fourth input terminal, the first capacitor, and the second capacitor, and is used for amplifying a second input signal in a second operation period. The first capacitor and the second capacitor charge during the first operation period and discharge during the second operation period.Type: GrantFiled: April 11, 2022Date of Patent: February 13, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang
-
Publication number: 20240039493Abstract: The present application discloses an amplification circuit. The amplification circuit includes an amplifier, a feedback unit, a second feedback unit, a first correlated double sampling unit, and a second correlated double sampling unit. The amplifier has a first positive input terminal, a second positive input terminal, a first negative input terminal, a second negative input terminal, a positive output terminal, and a negative output terminal. First terminals of the first feedback unit and the second feedback unit are coupled to the positive output terminal. The first correlated double sampling unit is coupled to the first negative input terminal and a second terminal of the first feedback unit, and performs a sample operation and an output operation. The second correlated double sampling unit is coupled to the second negative input terminal and a second terminal of the second feedback unit, and performs the sample operation and the output operation.Type: ApplicationFiled: July 27, 2023Publication date: February 1, 2024Inventor: SHIH-HSIUNG HUANG
-
Patent number: 11876526Abstract: The present invention discloses an analog to digital conversion (ADC) apparatus having quick conversion mechanism. Each of ADC circuits receives a previous higher-bit conversion result to perform prediction to generate a current higher-bit conversion result, performs conversion on an input analog signal according to a sampling clock that has a frequency at least twice of the frequency of the input analog signal based on a successive-approximation mechanism to generate a current lower-bit conversion result, and combines the current higher-bits and current lower-bit conversion results to generate a current conversion result and output a remained signal amount as a residue. A noise-shaping circuit performs calculation based on the residue to generate a noise-shaping reference signal. Each of the ADC circuits combines the current conversion result and the noise-shaping reference signal to generate an output digital signal.Type: GrantFiled: February 14, 2022Date of Patent: January 16, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Shih-Hsiung Huang, Kai-Yue Lin, Wei-Jyun Wang, Sheng-Yen Shih
-
Publication number: 20240014780Abstract: An amplifier includes a first stage of amplification circuit and a second stage of amplification circuit. The first stage of amplification circuit includes a first transistor, a second transistor, and a voltage gap generation unit. The first transistor has a first terminal, a second terminal for outputting an amplified signal, and a control terminal for receiving an input signal. The second transistor has a first terminal, a second terminal, and a control terminal for receiving a bias voltage. The voltage gap generation unit provides a voltage gap between a first terminal and a second terminal of the voltage gap generation unit according to a current flowing through the first transistor and the second transistor. The second stage of amplification circuit uses the voltages at the first terminal and the second terminal of the voltage gap generation unit as input signals.Type: ApplicationFiled: June 12, 2023Publication date: January 11, 2024Inventor: SHIH-HSIUNG HUANG
-
Publication number: 20230421165Abstract: The present invention discloses a SAADC circuit having optimized linearity. A lower-bit capacitor array includes lower-bit capacitors. A higher-bit capacitor array includes unit capacitors. In an initializing mode, a control circuit sorts the unit capacitors according to unit capacitances thereof such that the unit capacitors are configured to be higher-bit capacitors having a linearity parameter within a predetermined range. In an operation mode, the capacitor array receives an analog input signal and a reference voltage to generate an analog output signal, a comparator generates a comparison result according to the analog output signal and the control circuit generates an enabling signal according to the comparison result based on the successive approximation mechanism to selectively enable the higher-bit and the lower-bit capacitors to connect to the reference voltage by using the capacitor enabling circuit and outputs a digital output signal according to the final comparison result.Type: ApplicationFiled: June 20, 2023Publication date: December 28, 2023Inventors: WEI-JYUN WANG, KAI-YIN LIU, SHIH-HSIUNG HUANG, CHIEN-MING WU
-
Patent number: 11837597Abstract: A semiconductor capacitor array layout includes a first conductive structure and a second conductive structure. The first conductive structure includes: longitudinal first conductive strips in a first integrated circuit (IC) layer; and lateral first conductive strips that are in a second IC layer and coupled to the longitudinal first conductive strips. The longitudinal and lateral first conductive strips jointly form well-shaped structures including outer wells and inner wells. The outer wells are not electrically coupled to the inner wells. The second conductive structure includes second conductors that are respectively disposed in the well-shaped structures in the first IC layer. The second conductors include outer second conductors respectively positioned in the outer wells and inner second conductors respectively positioned in the inner wells. The outer second conductor are not electrically coupled to the inner second conductor.Type: GrantFiled: February 22, 2022Date of Patent: December 5, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang
-
Patent number: 11810916Abstract: A semiconductor capacitor array layout generates parasitic capacitance toward an edge of the layout so as to reduce a capacitance difference between an outer capacitor unit and an inner capacitor unit. The semiconductor capacitor array layout includes a first conductive structure and a second conductive structure. The first conductive structure includes: longitudinal first conductive strips disposed in a first integrated circuit (IC) layer; and lateral first conductive strips disposed in a second IC layer. The longitudinal and lateral first conductive strips jointly form well-type structures including outer wells and inner wells that are electrically connected. The second conductive structure includes second conductors disposed in the first IC layer. The second conductors include outer conductors and inner conductors that are electrically disconnected and respectively disposed in the outer wells and the inner wells. The outer wells and the closest inner conductors jointly generate parasitic capacitance.Type: GrantFiled: February 22, 2022Date of Patent: November 7, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang
-
Patent number: 11804806Abstract: A charge-steering amplifier circuit and a control method thereof are provided. The charge-steering amplifier circuit is used for amplifying a differential input signal and includes a sample-and-hold circuit, a charge-steering amplifier, a reference voltage generation circuit, and a switch circuit. The sample-and-hold circuit is configured to sample the differential input signal to generate first and second sampled signals. The charge-steering amplifier has a first input terminal, a second input terminal, a first output terminal, and a second output terminal. The first and second input terminals receive the first and second sampled signals, respectively. The reference voltage generation circuit is configured to generate a reference voltage according to the differential input signal. The switch circuit is configured to couple the reference voltage to the first output terminal and the second output terminal.Type: GrantFiled: April 14, 2022Date of Patent: October 31, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang