Patents by Inventor Shih-Huang Huang
Shih-Huang Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7130233Abstract: A sensing circuit for sensing logic data is shown. A memory cell is electrically connected to a bit line. The sensing circuit includes a first pre-charging module electrically connected to the bit line for pre-charging the bit line. A selecting module is electrically connected between the bit line and a first data line for transmitting signals and for isolating capacitances. A second pre-charging module is electrically connected to the first data line for pre-charging the first data line. A first voltage keeping module is electrically connected to the first data line for maintaining a signal on the first data line at a voltage level. An isolating module is electrically connected between the first data line and a second data line for transmitting signals and for isolating capacitances. A third pre-charging module is electrically connected to the second data line for pre-charging the second data line.Type: GrantFiled: February 1, 2005Date of Patent: October 31, 2006Assignee: MediaTek IncorporationInventor: Shih-Huang Huang
-
Publication number: 20060104101Abstract: A memory manufactured through a semiconductor process includes a substrate, a memory cell array formed on the substrate, a peripheral circuit formed on the substrate and electrically connected to the memory cell array for controlling access of the memory cell array, and a power distribution network formed substantially above the peripheral circuit or the memory cell array. The power distribution network is electrically connected to the peripheral circuit and the memory cell array for providing power to the peripheral circuit and the memory cell array.Type: ApplicationFiled: November 17, 2004Publication date: May 18, 2006Inventors: Wen-Lin Chen, Yung-Chieh Yu, Po-Sen Wang, Shih-Huang Huang
-
Patent number: 6900678Abstract: A method for performing a delay lock to generate a second clock according to a first clock and to synchronize the second clock with the first clock is provided. The method has correcting processes executed to increase or decrease, by a correction interval, a delay time between corresponding periods of the first clock and the second clock. The correction interval for a subsequent correcting process is substantially half the previous correction interval of the previous correcting process.Type: GrantFiled: August 16, 2001Date of Patent: May 31, 2005Assignee: United Microelectronics Corp.Inventors: Jui-Lung Chen, Shih-Huang Huang
-
Publication number: 20050105340Abstract: A sensing circuit for sensing logic data is disclosed. A memory cell is electrically connected to a bit line. The sensing circuit includes a first pre-charging module electrically connected to the bit line for pre-charging the bit line. A selecting module is electrically connected between the bit line and a first data line for transmitting signals and for isolating capacitances. A second pre-charging module is electrically connected to the first data line for pre-charging the first data line. A first voltage keeping module is electrically connected to the first data line for maintaining a signal on the first data line at a voltage level. An isolating module is electrically connected between the first data line and a second data line for transmitting signals and for isolating capacitances. A third pre-charging module is electrically connected to the second data line for pre-charging the second data line.Type: ApplicationFiled: February 1, 2005Publication date: May 19, 2005Inventor: Shih-Huang Huang
-
Patent number: 6871155Abstract: A sensing circuit for sensing logic data is shown. A memory cell is electrically connected to a bit line. The sensing circuit contains a first pre-charging module electrically connected to the bit line for pre-charging the bit line. A selecting module is electrically connected between the bit line and a first data line for transmitting signals and for isolating capacitances. A second pre-charging module is electrically connected to the first data line for pre-charging the first data line. A first voltage keeping module is electrically connected to the first data line for maintaining the signal on the first data line at a high voltage level. An isolating module is electrically connected between the first data line and a second data line for transmitting signals and for isolating capacitances. Finally, a third pre-charging module is electrically connected to the second data line for pre-charging the second data line.Type: GrantFiled: July 23, 2003Date of Patent: March 22, 2005Assignee: Mediatek IncorporationInventor: Shih-Huang Huang
-
Patent number: 6813205Abstract: A pre-charge and sense out circuit for differential type ROM. The ROM is capable of connecting to either a first bit line or a second bit line. The pre-charge and sense out circuit contains a pre-charging module electrically connected to the first and the second bit lines, for pre-charging the first and the second bit lines; a selecting module electrically connected to the first bit line, the second bit line, a first data line, and a second data line, for transmitting data according to a first control signal; a charge sharing module electrically connected to the first and the second data lines, for sharing electrical charges to the first and the second data lines; and a sensing module electrically connected to the first and the second data lines, for sensing signals on the first and the second data lines so as to generate an output signal.Type: GrantFiled: July 28, 2003Date of Patent: November 2, 2004Assignee: Mediatek IncorporationInventor: Shih-Huang Huang
-
Publication number: 20040196715Abstract: A pre-charge and sense out circuit for differential type ROM. The ROM is capable of connecting to either a first bit line or a second bit line. The pre-charge and sense out circuit contains a pre-charging module electrically connected to the first and the second bit lines, for pre-charging the first and the second bit lines; a selecting module electrically connected to the first bit line, the second bit line, a first data line, and a second data line, for transmitting data according to a first control signal; a charge sharing module electrically connected to the first and the second data lines, for sharing electrical charges to the first and the second data lines; and a sensing module electrically connected to the first and the second data lines, for sensing signals on the first and the second data lines so as to generate an output signal.Type: ApplicationFiled: July 28, 2003Publication date: October 7, 2004Inventor: Shih-Huang Huang
-
Publication number: 20040186678Abstract: A sensing circuit for sensing logic data is shown. A memory cell is electrically connected to a bit line. The sensing circuit contains a first pre-charging module electrically connected to the bit line for pre-charging the bit line. A selecting module is electrically connected between the bit line and a first data line for transmitting signals and for isolating capacitances. A second pre-charging module is electrically connected to the first data line for pre-charging the first data line. A first voltage keeping moduleis electrically connected to the first data line for maintaining the signal on the first data line at a high voltage level. An isolating module is electrically connected between the first data line and a second data line for transmitting signals and for isolating capacitances. Finally, a third pre-charging module is electrically connected to the second data line for pre-charging the second data line.Type: ApplicationFiled: July 23, 2003Publication date: September 23, 2004Inventor: Shih-Huang Huang
-
Patent number: 6553088Abstract: A digital delay phase locked loop, to quickly perform the phase lock on an input clock signal. The digital delay phase locked circuit has a delay apparatus, a buffer, a phase comparator, an adder-register, a clock divider and a demultiplexer. After a delay operation performed on the input clock signal by the delay apparatus, the phase locked clock signal is output via the buffer. The above two signals are then compared with each other using the phase comparator to output a comparison signal to the adder-register for addition/subtraction delay. Being controlled by the clock divider, the objective of fast phase lock is achieved by the addition/subtraction operation of the demultiplexer.Type: GrantFiled: December 11, 2000Date of Patent: April 22, 2003Assignee: United Microelectronics Corp.Inventors: Juei-Lung Chen, Shih-Huang Huang
-
Publication number: 20030034814Abstract: A method for performing a delay lock to generate a second clock according to a first clock and to synchronize the second clock with the first clock is provided. The method has correcting processes executed to increase or decrease, by a correction interval, a delay time between corresponding periods of the first clock and the second clock. The correction interval for a subsequent correcting process is substantially half the previous correction interval of the previous correcting process.Type: ApplicationFiled: August 16, 2001Publication date: February 20, 2003Inventors: Jui-Lung Chen, Shih-Huang Huang
-
Publication number: 20030030086Abstract: A DRAM circuitry includes a DRAM cell that is connected at a first end to a bit line, at a second end to a plate line, and at a third end to a word line, and a sensing amplifier that is electrically connected to the DRAM cell for refreshing the DRAM cell and reading data from the DRAM cell. The sensing amplifier can change a potential of the bit line and a potential of the plate line to write data into the DRAM cell when the word line is turned on.Type: ApplicationFiled: August 7, 2001Publication date: February 13, 2003Inventors: Ta-Cheng Lin, Jui-Lung Chen, Shih-Huang Huang
-
Patent number: 6490216Abstract: A selective memory refresh circuit for refreshing a memory cell array. The memory cell array has a plurality of word lines connected to a plurality of word line selection circuits for determining if a particular word line needs to be refresh during a refresh cycle. Each word line refresh selection circuit further has a word line address latching device for receiving a word line pre-decode signal, a release signal, a triggering signal and outputting a word line latching signal and a word line refresh compare circuit for receiving the word line pre-decode signal and the word line latching signal and transmitting the result of comparison to a word line driver. When the word line latching signal is at a high level, memory cells attached to the word line are refreshed. On the contrary, when the word line latching signal is at a low level, memory refresh for that word line is skipped.Type: GrantFiled: August 1, 2001Date of Patent: December 3, 2002Assignee: United Microelectronics Corp.Inventors: Juei-Lung Chen, Shih-Huang Huang
-
Patent number: 6434057Abstract: A memory device has an output buffer. The output buffer is electrically connected to a data output port of a sense amplifier of the memory device for amplifying an output signal from the data output port. The output buffer has a detector for producing a control signal according to the output signal from the data output port, and an amplifier for amplifying the output signal from the data output port. The amplifier has an input port electrically connected to the data output port for accepting the output signal from the data output port, and a control terminal electrically connected to the output terminal of the detector for accepting the control signal from the detector to control operations of the amplifier. When the detector produces the control signal and transmits the control signal to the control terminal of the amplifier, the amplifier begins amplifying the output signal transmitted from the data output port to the input port of the amplifier.Type: GrantFiled: August 16, 2001Date of Patent: August 13, 2002Assignee: United Microelectronics Corp.Inventors: Shih-Huang Huang, Jui-Lung Chen
-
Patent number: 6414889Abstract: A apparatus uses a test method to perform burn-in testing of a static random access memory that has a plurality of word lines, a plurality of first bit lines, a plurality of second bit lines, and a plurality of memory cells for storing data. Each of the memory cells is coupled to a corresponding word line, a corresponding first bit line, a corresponding second bit line, and a power supply that is used to apply a working voltage to the memory cell to drive the memory cell. When the apparatus tests the static random access memory, the apparatus adjusts the working voltage according to a potential of the word lines and voltage gaps between the first bit lines and the second bit lines.Type: GrantFiled: July 3, 2001Date of Patent: July 2, 2002Assignee: United Microelectronics Corp.Inventors: Jui-Lung Chen, Shih-Huang Huang
-
Patent number: 6392952Abstract: A memory refresh circuit is connected to a plurality of block memories via a plurality of word line drivers respectively connected to the block memories. The memory refresh circuit comprises a plurality of row address latches, a plurality of row address strobe monitors, and a row address counter. Each of the row address latches is respectively paired by electrical connection with one of the row address strobe monitors, and each pair of row address latches and row address strobe monitors is respectively connected to one of the block memories. The row address counter is connected to the row address latches to which it transmits a plurality of different row addresses. When a memory refresh signal is delivered to one of the row address strobe monitors, the corresponding row address latch latches the address to be refreshed to perform the refresh operation.Type: GrantFiled: May 15, 2001Date of Patent: May 21, 2002Assignee: United Microelectronics Corp.Inventors: Juei-Lung Chen, Shih-Huang Huang
-
Patent number: 6353567Abstract: A data outputting circuit for semiconductor memory device, comprising a pre-charging unit, a data pre-sensing unit made up of a first sense amplifier, a second sense amplifier and an inverter, a data sense amplifier and an output buffer. The data pre-sensing unit is respectively coupled to a position in a first data line having one half loading and a position in a second data line having one half loading. One of the respective signals of the first data line and the second data line is amplified and the other of the respective signals is maintained after passing through the data pre-sensing unit. Thereby, the signal difference between the first data line and the second data line is amplified by means of the data pre-sensing unit and is sufficient to facilitate sensing of the data sense amplifier, even though there exists large loading both in the first data line and the second data line.Type: GrantFiled: October 6, 2000Date of Patent: March 5, 2002Assignee: United Microelectronics Corp.Inventors: Shih-Huang Huang, Hsin-Pang Lu
-
Patent number: 6304506Abstract: An energy-saving device for a memory circuit. The energy-saving device is capable of immediately terminating a local sense amplifier enable signal to a sense amplifier. The energy-saving device employs a plurality of Schmitt triggering circuits with each Schmitt triggering circuit capable of receiving an operational signal and an inverse operational signal and capable of issuing a Schmitt triggering signal to a data-transmission tester. The data-transmission tester will issue a response signal when change in the Schmitt triggering signal is detected. A data-transition-detected pulse is sent from a data-transmission-testing pulse generation circuit to a power shut down signaling circuit to terminate the local sense amplifier enable signal when the data-transmission-testing pulse-generation circuit receives a response signal.Type: GrantFiled: October 6, 2000Date of Patent: October 16, 2001Assignee: United Microelectronics Corp.Inventors: Shih-Huang Huang, Hsin-Pang Lu
-
Patent number: 6130847Abstract: A semiconductor memory device including a fast write recovery circuit. The semiconductor memory device has a memory array, a sense amplifier and the fast write recovery circuit. Before the end of a precharging operation, a last bit of data is written into a memory cell of the memory by the sense amplifier, as well as by the fast write recovery circuit from the other end. Thus, the time required for writing the last bit of data is shortened to prevent from writing a fragmental data into the memory cell in a transient write cycle. Furthermore, a write operation with a high speed can be executed with being restricted by layout.Type: GrantFiled: July 21, 1999Date of Patent: October 10, 2000Assignees: United Microelectronics Corp., United Silicon IncorporatedInventors: Shih-Huang Huang, Hsin-Pang Lu
-
Patent number: 6118731Abstract: A method is proposed for eliminating signal skew in an SDRAM (Synchronized Dynamic Random-Access Memory) device resulting from the data signal being attenuated into different input signal amplitudes at the respective input points into the memory cells in the SDRAM device. The method is intended for use on a SDRAM device having at least a first memory cell and a second memory cell which are connected to a common signal line which transmits a data signal to both the first and the second memory cells. Due to the data signal being gradually attenuated along the signal line, the input signal amplitudes at the respective input points into the first and second memory cells are different, which would otherwise cause signal skew.Type: GrantFiled: September 3, 1999Date of Patent: September 12, 2000Assignees: United Microelectronics Corp., United Silicon IncorporatedInventors: Shih-Huang Huang, Hsin-Pang Lu
-
Patent number: 6058059Abstract: A sense/output circuit is designed for use with a memory device, such as an SDRAM (Synchronized Dynamic Random-Access Memory) device, which is capable of switching off some power-consuming circuit components immediately after the requested data output is completed. This feature can help reduce the power consumption by the overall memory system, making the use of the SDRAM device more cost-effective. Moreover, the reduction of power consumption can be achieved without concerning process parameters, component parameters, and temperature variations. As a result, the delay margin can be reduced compared to the prior art, which also contribute to the reduction of power consumption.Type: GrantFiled: August 30, 1999Date of Patent: May 2, 2000Assignees: United Microelectronics Corp., United Silicon IncorporatedInventors: Shih-Huang Huang, Hsin-Pang Lu