Patents by Inventor Shimeng Yu
Shimeng Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11922885Abstract: The present application discloses a display panel, a display driving method for display panel, and a display apparatus. The display panel includes a plurality of rows of pixel circuits; a gate drive circuit configured to be switched between a first drive mode and a second drive mode, wherein the first drive mode comprises that the gate drive circuit provides gate signals to n rows of the pixel circuits simultaneously, and the second drive mode comprises that the gate drive circuit provides gate signals to m*n rows of the pixel circuits simultaneously, wherein n is a positive integer, and m is an integer greater than or equal to 2.Type: GrantFiled: September 28, 2022Date of Patent: March 5, 2024Assignee: XIAMEN TIANMA DISPLAY TECHNOLOGY CO., LTD.Inventors: Shimeng Lv, Jingxiong Zhou, Wang Yu, Zuoyang Wu
-
Publication number: 20230189530Abstract: A method of writing data to a Ferroelectric-FET (FeFET) based non-volatile memory device can be provided by applying a voltage pulse at a write voltage level with a write polarity at a gate electrode of a FeFET device with reference to a source electrode of the FeFET device, as a write operation to the FeFET device to establish a state for the FeFET device, changing the voltage pulse, directly after the write operation, to a non-zero bias voltage level with a bias polarity that is opposite to the write polarity, at the gate electrode with reference to the source electrode for a delay time to reduce neutralization of a trap state associated with the write operation of the FeFET device, and changing the voltage pulse, after the delay time, to a read voltage level as a read operation to the FeFET device to determine the state of the FeFET device established during the write operation.Type: ApplicationFiled: December 8, 2022Publication date: June 15, 2023Inventors: ASIF KHAN, WINSTON CHERN, YUAN-CHUN LUO, NUJHAT TASNEEM, ZHENG WANG, SHIMENG YU
-
Publication number: 20230070387Abstract: A resistive random-access memory (RRAM) system includes an RRAM cell. The RRAM cell includes a first select line and a second select line, a word line, a bit line, a first resistive memory device, a first switching device, a second resistive memory device, a second switching device, and a comparator. The first resistive memory device is coupled between a first access node and the bit line. The first switching device is coupled between the first select line and the first access node. The second resistive memory device is coupled between a second access node and the bit line. The second switching device is coupled between the second select line and the second access node. The comparator includes a first input coupled to the bit line, a second input, and an output.Type: ApplicationFiled: November 14, 2022Publication date: March 9, 2023Applicant: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Jae-sun Seo, Shimeng Yu
-
Patent number: 11507808Abstract: A multi-layer vector-matrix multiplication (VMM) apparatus is provided. The multi-layer VMM apparatus includes a three-dimensional (3D) NAND flash structure having multiple transistor array layers each includes a number of transistors configured to store a respective weight matrix and a number of word lines configured to receive respective selection voltages corresponding to a respective input vector. Accordingly, each of the transistor array layers can perform a respective VMM operation by multiplying the respective selection voltages with the respective weight matrix. Thus, by providing the respective selection voltages to each of the multiple transistor array layers in a sequential order, it may be possible to carry out a multi-layer VMM operation in the 3D NAND flash structure with reduced footprint, thus making it possible to support a deep neural network (DNN) via such advanced techniques as in-memory computing.Type: GrantFiled: May 2, 2019Date of Patent: November 22, 2022Assignee: Arizona Board of Regents on behalf of Arizona State UniversityInventor: Shimeng Yu
-
Patent number: 11501829Abstract: A resistive random-access memory (RRAM) system includes an RRAM cell. The RRAM cell includes a first select line and a second select line, a word line, a bit line, a first resistive memory device, a first switching device, a second resistive memory device, a second switching device, and a comparator. The first resistive memory device is coupled between a first access node and the bit line. The first switching device is coupled between the first select line and the first access node. The second resistive memory device is coupled between a second access node and the bit line. The second switching device is coupled between the second select line and the second access node. The comparator includes a first input coupled to the bit line, a second input, and an output.Type: GrantFiled: July 6, 2020Date of Patent: November 15, 2022Assignee: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Jae-sun Seo, Shimeng Yu
-
Publication number: 20210082502Abstract: A resistive random-access memory (RRAM) system includes an RRAM cell. The RRAM cell includes a first select line and a second select line, a word line, a bit line, a first resistive memory device, a first switching device, a second resistive memory device, a second switching device, and a comparator. The first resistive memory device is coupled between a first access node and the bit line. The first switching device is coupled between the first select line and the first access node. The second resistive memory device is coupled between a second access node and the bit line. The second switching device is coupled between the second select line and the second access node. The comparator includes a first input coupled to the bit line, a second input, and an output.Type: ApplicationFiled: July 6, 2020Publication date: March 18, 2021Applicant: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Jae-sun Seo, Shimeng Yu
-
Patent number: 10706923Abstract: A resistive random-access memory (RRAM) system includes an RRAM cell. The RRAM cell includes a first select line and a second select line, a word line, a bit line, a first resistive memory device, a first switching device, a second resistive memory device, a second switching device, and a comparator. The first resistive memory device is coupled between a first access node and the bit line. The first switching device is coupled between the first select line and the first access node. The second resistive memory device is coupled between a second access node and the bit line. The second switching device is coupled between the second select line and the second access node. The comparator includes a first input coupled to the bit line, a second input, and an output.Type: GrantFiled: September 10, 2018Date of Patent: July 7, 2020Assignee: Arizona Board of Regents on Behalf of Arizona State UniversityInventors: Jae-sun Seo, Shimeng Yu
-
Patent number: 10699778Abstract: A static random access memory (SRAM) bit cell and a related SRAM array are provided. In one aspect, an SRAM cell is configured to perform an XNOR function on a first input value and a second input value. In another aspect, a number of the SRAM cells can be employed to form an SRAM array for supporting deep neural network and machine learning applications. The SRAM cell is coupled to a word line(s) and an inverted word line(s) that collectively define the first input value. The SRAM cell causes a voltage and/or current difference between a bit line(s) and a complementary bit line(s) coupled to the SRAM cell. By customizing the SRAM cell to enable the XNOR function and forming a binary neural network based on the SRAM array, it is possible to effectively implement computing-in-memory (CIM) for deep neural network and machine learning applications.Type: GrantFiled: April 24, 2018Date of Patent: June 30, 2020Assignee: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Shimeng Yu, Rui Liu
-
Publication number: 20190370639Abstract: A multi-layer vector-matrix multiplication (VMM) apparatus is provided. The multi-layer VMM apparatus includes a three-dimensional (3D) NAND flash structure having multiple transistor array layers each includes a number of transistors configured to store a respective weight matrix and a number of word lines configured to receive respective selection voltages corresponding to a respective input vector. Accordingly, each of the transistor array layers can perform a respective VMM operation by multiplying the respective selection voltages with the respective weight matrix. Thus, by providing the respective selection voltages to each of the multiple transistor array layers in a sequential order, it may be possible to carry out a multi-layer VMM operation in the 3D NAND flash structure with reduced footprint, thus making it possible to support a deep neural network (DNN) via such advanced techniques as in-memory computing.Type: ApplicationFiled: May 2, 2019Publication date: December 5, 2019Applicant: Arizona Board of Regents on behalf of Arizona State UniversityInventor: Shimeng Yu
-
Publication number: 20190080755Abstract: A resistive random-access memory (RRAM) system includes an RRAM cell. The RRAM cell includes a first select line and a second select line, a word line, a bit line, a first resistive memory device, a first switching device, a second resistive memory device, a second switching device, and a comparator. The first resistive memory device is coupled between a first access node and the bit line. The first switching device is coupled between the first select line and the first access node. The second resistive memory device is coupled between a second access node and the bit line. The second switching device is coupled between the second select line and the second access node. The comparator includes a first input coupled to the bit line, a second input, and an output.Type: ApplicationFiled: September 10, 2018Publication date: March 14, 2019Applicant: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Jae-sun Seo, Shimeng Yu
-
Publication number: 20180315473Abstract: A static random access memory (SRAM) bit cell and a related SRAM array are provided. In one aspect, an SRAM cell is configured to perform an XNOR function on a first input value and a second input value. In another aspect, a number of the SRAM cells can be employed to form an SRAM array for supporting deep neural network and machine learning applications. The SRAM cell is coupled to a word line(s) and an inverted word line(s) that collectively define the first input value. The SRAM cell causes a voltage and/or current difference between a bit line(s) and a complementary bit line(s) coupled to the SRAM cell. By customizing the SRAM cell to enable the XNOR function and forming a binary neural network based on the SRAM array, it is possible to effectively implement computing-in-memory (CIM) for deep neural network and machine learning applications.Type: ApplicationFiled: April 24, 2018Publication date: November 1, 2018Applicant: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Shimeng Yu, Rui Liu
-
Patent number: 9934463Abstract: Neuromorphic computational circuitry is disclosed that includes a cross point resistive network and line control circuitry. The cross point resistive network includes variable resistive units. One set of the variable resistive units is configured to generate a correction line current on a conductive line while other sets of the variable resistive units generate resultant line currents on other conductive lines. The line control circuitry is configured to receive the line currents from the conductive lines and generate digital vector values. Each of the digital vector values is provided in accordance with a difference between the current level of a corresponding resultant line current and a current level of the correction line current. In this manner, the digital vector values are corrected by the current level of the correction line current in order to reduce errors resulting from finite on to off conductance state ratios.Type: GrantFiled: May 16, 2016Date of Patent: April 3, 2018Assignee: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Jae-sun Seo, Shimeng Yu, Yu Cao, Sarma Vrudhula
-
Publication number: 20160336064Abstract: Neuromorphic computational circuitry is disclosed that includes a cross point resistive network and line control circuitry. The cross point resistive network includes variable resistive units. One set of the variable resistive units is configured to generate a correction line current on a conductive line while other sets of the variable resistive units generate resultant line currents on other conductive lines. The line control circuitry is configured to receive the line currents from the conductive lines and generate digital vector values. Each of the digital vector values is provided in accordance with a difference between the current level of a corresponding resultant line current and a current level of the correction line current. In this manner, the digital vector values are corrected by the current level of the correction line current in order to reduce errors resulting from finite on to off conductance state ratios.Type: ApplicationFiled: May 16, 2016Publication date: November 17, 2016Applicant: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Jae-sun Seo, Shimeng Yu, Yu Cao, Sarma Vrudhula
-
Patent number: 9466362Abstract: This disclosure relates generally to resistive memory systems. The resistive memory systems may be utilized to implement neuro-inspired learning algorithms with full parallelism. In one embodiment, a resistive memory system includes a cross point resistive network and switchable paths. The cross point resistive network includes variable resistive elements and conductive lines. The conductive lines are coupled to the variable resistive elements such that the conductive lines and the variable resistive elements form the cross point resistive network. The switchable paths are connected to the conductive lines so that the switchable paths are operable to selectively interconnect groups of the conductive lines such that subsets of the variable resistive elements each provide a combined variable conductance. With multiple resistive elements in the subsets, process variations in the conductances of the resistive elements average out.Type: GrantFiled: August 12, 2015Date of Patent: October 11, 2016Assignee: Arizona Board of Regents on Behalf of Arizona State UniversityInventors: Shimeng Yu, Yu Cao, Jae-sun Seo, Sarma Vrudhula, Jieping Ye
-
Patent number: 9356598Abstract: This disclosure relates generally to threshold logic elements for integrated circuits (ICs). In one embodiment, a threshold logic element has a first input gate network, a second input gate network, a differential sense amplifier, and a resistive network. The first input gate network is configured to receive a first set of logical signals, while the second input gate network configured to receive a second set of logical signals. The differential sense amplifier is operably associated with the first input gate network and the second input gate network such that the differential sense amplifier is configured to generate a differential output in accordance with a threshold logic function. The resistive network is coupled between the differential sense amplifier and the first input gate network and between the differential sense amplifier and the second input gate network. The resistive network makes the threshold logic element less susceptible to process variations.Type: GrantFiled: July 6, 2015Date of Patent: May 31, 2016Assignee: Arizona Board of Regents on Behalf of Arizona State UniversityInventors: Sarma Vrudhula, Jinghua Yang, Niranjan Kulkarni, Shimeng Yu
-
Publication number: 20160049195Abstract: This disclosure relates generally to resistive memory systems. The resistive memory systems may be utilized to implement neuro-inspired learning algorithms with full parallelism. In one embodiment, a resistive memory system includes a cross point resistive network and switchable paths. The cross point resistive network includes variable resistive elements and conductive lines. The conductive lines are coupled to the variable resistive elements such that the conductive lines and the variable resistive elements form the cross point resistive network. The switchable paths are connected to the conductive lines so that the switchable paths are operable to selectively interconnect groups of the conductive lines such that subsets of the variable resistive elements each provide a combined variable conductance. With multiple resistive elements in the subsets, process variations in the conductances of the resistive elements average out.Type: ApplicationFiled: August 12, 2015Publication date: February 18, 2016Applicant: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Shimeng Yu, Yu Cao, Jae-sun Seo, Sarma Vrudhula, Jieping Ye
-
Publication number: 20160006437Abstract: This disclosure relates generally to threshold logic elements for integrated circuits (ICs). In one embodiment, a threshold logic element has a first input gate network, a second input gate network, a differential sense amplifier, and a resistive network. The first input gate network is configured to receive a first set of logical signals, while the second input gate network configured to receive a second set of logical signals. The differential sense amplifier is operably associated with the first input gate network and the second input gate network such that the differential sense amplifier is configured to generate a differential output in accordance with a threshold logic function. The resistive network is coupled between the differential sense amplifier and the first input gate network and between the differential sense amplifier and the second input gate network. The resistive network makes the threshold logic element less susceptible to process variations.Type: ApplicationFiled: July 6, 2015Publication date: January 7, 2016Applicant: Arizona Board of Regents on behalf of Arizona State UniversityInventors: Sarma Vrudhula, Jinghua Yang, Niranjan Kulkarni, Shimeng Yu