Patents by Inventor Shin Su
Shin Su has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7012305Abstract: An electro-static discharge (ESD) protection circuit for a dual polarity I/O pad is provided. The protection circuit includes a substrate of first type; a deep well region of second type disposed in the first type substrate; a well region of first type disposed in the second type deep well region; a first transistor disposed over the well region of first type, wherein the first transistor has a first source, a first gate and a first drain; a second transistor disposed over the substrate of first type, wherein the second transistor has a second source, a second gate and a second drain, and the second source is connected with the first drain, and both of them are disposed in a portion of the well region of first type, the deep well region of second type and the substrate of first type; a first doped region is disposed in the first type well region and laterally adjacent to the first source; a second doped region is disposed in the substrate of first type and laterally adjacent to the second drain.Type: GrantFiled: February 12, 2004Date of Patent: March 14, 2006Assignee: MACRONIX International Co., Ltd.Inventors: Shin Su, Chun-Hsiang Lai, Chia-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Publication number: 20060044718Abstract: A device for connection between supply buses in mixed power integrated circuits includes a diode in series with a transistor with an active p-ring in a semiconductor substrate. The active p-ring surrounds the source and drain of the transistor with a conductive region having the same conductivity type as the semiconductor substrate. A control circuit coupled to the p-ring applies a bias voltage in response to an ESD event affecting the first and second conductors. The bias voltage tends to inject carriers into the semiconductor substrate which enables discharge of the short voltage pulse via a parasitic SCR in the substrate from the anode of the diode to the source of the transistor.Type: ApplicationFiled: September 2, 2004Publication date: March 2, 2006Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shin Su, Chun-Hsiang Lai, Cha-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Publication number: 20050269641Abstract: An electrostatic discharge (ESD) protection circuit coupled to an input pad comprises a diode formed in a substrate and coupled to the input pad; a P deep well formed in the substrate; an N well formed in the P deep well; a first P+ doped region in the N well; and an NMOS transistor formed on the substrate, comprising a gate, a source and a drain, wherein the drain is formed in the N well and coupled to a Vcc, and the source is formed in the P deep well; and a second P+ doped region formed in the P deep well. The ESD protection circuit uses a smaller area than the conventional ESD protection circuit.Type: ApplicationFiled: November 12, 2004Publication date: December 8, 2005Inventors: Chun-Hsiang Lai, Shin Su, Chia-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Patent number: 6965504Abstract: An ESD protection apparatus for a high-voltage input pad comprises a modulator connected between the input pad and a snapback device with first and second guard rings surrounding the modulator, third guard ring surrounding the snapback device, and first and second guard ring control circuits to control the guard rings such that the protection apparatus has higher triggering and holding voltages under normal operation and lower triggering and holding voltages under ESD event.Type: GrantFiled: November 26, 2002Date of Patent: November 15, 2005Assignee: Macronix International Co., Ltd.Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Tao-Cheng Lu
-
Patent number: 6947267Abstract: The present invention relates an electrostatic discharge (ESD) protection device that is applied to a mixed voltage circuit assembly. The device comprises a RC controlled circuit subassembly and a field transistor, which the RC controlled circuit is coupled with the mixed voltage circuit assembly to substantially control the ESD protection device to be ON or OFF. The field transistor is coupled between a first power supply and a second power supply of said mixed voltage circuit assembly, which is off on the condition of a normal operating condition and is conducting as an ESD event occurred.Type: GrantFiled: May 14, 2001Date of Patent: September 20, 2005Assignee: Macronix International Co., Ltd.Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Tao-Cheng Lu
-
Patent number: 6933540Abstract: An ESD protection apparatus for dual-polarity input pad comprises a triple-well formed with a first, second and third regions to form an SCR structure. A first and second ground connection regions of opposite conductivity types are formed on the first region, a first and second input connection regions of opposite conductivity types are formed in the third region, and a bridge region is formed across the second region and extends to the first and third regions. Under normal operation, the first, second, and third regions form two back-to-back diodes. Under positive polarity ESD event, breakdown is occurred between the bridge and first regions to thereby trigger an SCR circuit for positive polarity ESD protection. Under negative polarity ESD event, breakdown is occurred between the bridge and third regions to thereby trigger an SCR circuit for negative polarity ESD protection.Type: GrantFiled: June 27, 2003Date of Patent: August 23, 2005Assignee: Macronix International Co., Ltd.Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Tao-Cheng Lu
-
Patent number: 6919604Abstract: The present invention provides a PMSCR (bridging modified lateral modified silicon controlled rectifier having first conductivity type) with a guard ring controlled circuit. The present invention utilizes controlled circuit such as switch to control functionally of guard ring of PMSCR. In normal operation, the switch is of low impedance such that the guard ring is short to anode and collects electrons to enhance the power-zapping immunity. Furthermore, during the ESD (electrostatic discharge) event, the switch is of high impedance such that the guard ring is non-functional. Thus, the PMSCR with guard ring control circuit can enhance both the ESD performance and the power-zapping immunity in the application of the HV (high voltage) pad.Type: GrantFiled: October 31, 2003Date of Patent: July 19, 2005Assignee: Macronix International Co., Ltd.Inventors: Chen-Shang Lai, Meng-Huang Liu, Shin Su, Tao-Cheng Lu
-
Publication number: 20050133868Abstract: An electro-static discharge (ESD) protection circuit for a dual polarity I/O pad is provided. The protection circuit includes a substrate of first type; a deep well region of second type disposed in the first type substrate; a well region of first type disposed in the second type deep well region; a first transistor disposed over the well region of first type, wherein the first transistor has a first source, a first gate and a first drain; a second transistor disposed over the substrate of first type, wherein the second transistor has a second source, a second gate and a second drain, and the second source is connected with the first drain, and both of them are disposed in a portion of the well region of first type, the deep well region of second type and the substrate of first type; a first doped region is disposed in the first type well region and laterally adjacent to the first source; a second doped region is disposed in the substrate of first type and laterally adjacent to the second drain.Type: ApplicationFiled: February 12, 2004Publication date: June 23, 2005Inventors: Shin Su, Chun-Hsiang Lai, Chia-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Publication number: 20050047036Abstract: In an ESD protection structure and method utilizing substrate triggering for a high-voltage tolerant pad on a substrate, an ESD protection device has a source connected to the pad and a gate and a drain both connected to a ground, and a substrate-triggering control circuit is used to keep the substrate at a low voltage during a normal operation, and pumping the substrate to a high voltage during an ESD event for the ESD protection device to be triggered much easier. The substrate-triggering control circuit is implemented with an active device, thereby reducing the chip size for the circuit and the loading effect on the pad.Type: ApplicationFiled: May 27, 2004Publication date: March 3, 2005Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Yen-Hung Yeh, Chia-Ling Lu, Tao-Cheng Lu
-
Publication number: 20040258118Abstract: Disclosed is a method of increasing the tunable range of wavelength of a semiconductor laser by rearranging the configuration of the semiconductor laser and the semiconductor laser formed thereby. Such method uses a specific arrangement of quantum well structures to minimize the diversity between the electron distribution and the hole distribution within the quantum well structures, and a uniform carrier distribution can be obtained within the quantum well structures. Accordingly, each quantum well structure is able to receive carrier and a better luminescent bandwidth can be produced, and the tunable range of wavelength of the semiconductor laser can be extended to a wide extent. Such method is quite convenient for testing semiconductor laser device. Furthermore, such method can also be applied in an optical communication system to replace other versatile components, and thus reduce the cost necessary for system integration.Type: ApplicationFiled: December 5, 2003Publication date: December 23, 2004Applicant: National Taiwan UniversityInventors: Ching-Fuh Lin, Yi-Shin Su
-
Publication number: 20040218644Abstract: A high-power semiconductor laser is mainly a light-emitting semiconductor comprising a waveguide structure. The waveguide structure is provided with a plurality of waveguides capable of transmitting light wave, in which a reflective surface for reflecting light wave is formed on a boundary defined by the waveguide and the light-emitting semiconductor unit. A cleaved facet of the light-emitting semiconductor unit has a plurality of interfaces, which are formed by extending the waveguide to reach the cleaved facet of the light-emitting semiconductor unit. The interfaces are provided for either reflecting or transmitting light wave, in which at least a interface would serve for a light-transmitting mechanism. The output power of the present invention could be heightened up to 2 W with an even intensity distribution for a close field without bringing about any catastrophic optical damage (COD).Type: ApplicationFiled: July 19, 2003Publication date: November 4, 2004Inventors: Ching-Fuh Lin, Chia-Wei Tsai, Chih-Hung Tsai, Yi-Shin Su
-
Patent number: 6809915Abstract: A gate-equivalent-potential circuit and method for an I/O pad ESD protection arrangement including used and unused MOS fingers connected to the I/O pad comprises a switch connected between the gates of the MOS fingers, an ESD detector connected to the switch to turn on the switch upon an ESD event and a gate-modulated circuit connected to the gate of the unused finger to couple a voltage thereto to reduce the triggering voltage of the transistors within the fingers.Type: GrantFiled: October 9, 2002Date of Patent: October 26, 2004Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiang Lai, Meng-Huang Liu, Shin Su, Tao-Cheng Lu
-
Patent number: 6791146Abstract: The present invention provides a PMSCR (bridging modified lateral modified silicon controlled rectifier having first conductivity type) with a guard ring controlled circuit. The present invention utilizes controlled circuit such as switch to control functionally of guard ring of PMSCR. In normal operation, the switch is of low impedance such that the guard ring is short to anode and collects electrons to enhance the power-zapping immunity. Furthermore, during the ESD (electrostatic discharge) event, the switch is of high impedance such that the guard ring is non-functional. Thus, the PMSCR with guard ring control circuit can enhance both the ESD performance and the power-zapping immunity in the application of the HV (high voltage) pad.Type: GrantFiled: June 25, 2002Date of Patent: September 14, 2004Assignee: Macronix International Co., Ltd.Inventors: Chen-Shang Lai, Meng-Huang Liu, Shin Su, Tao-Cheng Lu
-
Patent number: 6724677Abstract: An electrostatic discharge (ESD) device used with a high-voltage input pad is described. The ESD device serves as a secondary device of a two-stage protection circuit, and comprises a substrate, a first MOS transistor and a second MOS transistor. The first MOS transistor is disposed on the substrate and comprises a first gate, a first drain and a first source, wherein the first gate is coupled to a bias Vg1, and the first drain is coupled to the high-voltage input pad. The second MOS transistor is disposed on the substrate and comprises a second gate, a second drain and a second source, wherein the second gate and the second source are both grounded, and the second drain is electrically connected with the first source of the first MOS transistor.Type: GrantFiled: November 15, 2002Date of Patent: April 20, 2004Assignee: Macronix International Co., Ltd.Inventors: Shin Su, Meng-Huang Liu, Chun-Hsiang Lai, Tao-Cheng Lu
-
Publication number: 20040065895Abstract: The present invention provides a PMSCR (bridging modified lateral modified silicon controlled rectifier having first conductivity type) with a guard ring controlled circuit. The present invention utilizes controlled circuit such as switch to control functionally of guard ring of PMSCR. In normal operation, the switch is of low impedance such that the guard ring is short to anode and collects electrons to enhance the power-zapping immunity. Furthermore, during the ESD (electrostatic discharge) event, the switch is of high impedance such that the guard ring is non-functional. Thus, the PMSCR with guard ring control circuit can enhance both the ESD performance and the power-zapping immunity in the application of the HV (high voltage) pad.Type: ApplicationFiled: October 31, 2003Publication date: April 8, 2004Inventors: Chen-Shang Lai, Meng-Huang Liu, Shin Su, Tao-Cheng Lu
-
Publication number: 20040052019Abstract: An ESD protection apparatus for a high-voltage input pad comprises a modulator connected between the input pad and a snapback device with first and second guard rings surrounding the modulator, third guard ring surrounding the snapback device, and first and second guard ring control circuits to control the guard rings such that the protection apparatus has higher triggering and holding voltages under normal operation and lower triggering and holding voltages under ESD event.Type: ApplicationFiled: November 26, 2002Publication date: March 18, 2004Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Tao-Cheng Lu
-
Publication number: 20040027744Abstract: An ESD protection apparatus for dual-polarity input pad comprises a triple-well formed with a first, second and third regions to form an SCR structure. A first and second ground connection regions of opposite conductivity types are formed on the first region, a first and second input connection regions of opposite conductivity types are formed in the third region, and a bridge region is formed across the second region and extends to the first and third regions. Under normal operation, the first, second, and third regions form two back-to-back diodes. Under positive polarity ESD event, breakdown is occurred between the bridge and first regions to thereby trigger an SCR circuit for positive polarity ESD protection. Under negative polarity ESD event, breakdown is occurred between the bridge and third regions to thereby trigger an SCR circuit for negative polarity ESD protection.Type: ApplicationFiled: June 27, 2003Publication date: February 12, 2004Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Tao-Cheng Lu
-
Publication number: 20030235022Abstract: A gate-equivalent-potential circuit and method for an I/O pad ESD protection arrangement including used and unused MOS fingers connected to the I/O pad comprises a switch connected between the gates of the MOS fingers, an ESD detector connected to the switch to turn on the switch upon an ESD event and a gate-modulated circuit connected to the gate of the unused finger to couple a voltage thereto to reduce the triggering voltage of the transistors within the fingers.Type: ApplicationFiled: October 9, 2002Publication date: December 25, 2003Inventors: Chun-Hsiang Lai, Meng-Huang Liu, Shin Su, Tao-Cheng Lu
-
Publication number: 20030234426Abstract: An ESD protection device. The ESD protection device is set between a memory device, a second voltage level and a pad coupled to a first voltage level. The ESD protection device includes a first second type doped region formed on the first type substrate and coupled to the first voltage level, a second second type doped region formed on the first type substrate and coupled to the second voltage level, a third second type doped region formed on the first type substrate, a second type well formed between the first second type doped region and the third second type doped region, and an isolation element formed between the second second type doped region and the third second type doped region.Type: ApplicationFiled: October 21, 2002Publication date: December 25, 2003Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Tao-Cheng Lu
-
Publication number: 20030234405Abstract: The present invention provides a PMSCR (bridging modified lateral modified silicon controlled rectifier having first conductivity type) with a guard ring controlled circuit. The present invention utilizes controlled circuit such as switch to control functionally of guard ring of PMSCR. In normal operation, the switch is of low impedance such that the guard ring is short to anode and collects electrons to enhance the power-zapping immunity. Furthermore, during the ESD (electrostatic discharge) event, the switch is of high impedance such that the guard ring is non-functional. Thus, the PMSCR with guard ring control circuit can enhance both the ESD performance and the power-zapping immunity in the application of the HV (high voltage) pad.Type: ApplicationFiled: June 25, 2002Publication date: December 25, 2003Applicant: Macronix International Co., Ltd.Inventors: Chen-Shang Lai, Meng-Huang Liu, Shin Su, Tao-Cheng Lu