Patents by Inventor Shiyang Yang
Shiyang Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11990900Abstract: In certain aspects, a circuit for ZQ resistor calibration can include a first input configured to receive a first default configuration. The circuit can also include a second input configured to receive a first calibration value based on a first comparison. The circuit can further include a first output configured to provide a first resistor code for a first resistor category. The circuit can additionally include a second output configured to provide a second resistor code for a second resistor category different from the first resistor category. The circuit can also include a first logic circuit configured to receive a signal from the first input and a signal from the second input, and provide a signal to the first output. The signal to the first output can include the first resistor code. The first resistor code can be different from the second resistor code.Type: GrantFiled: September 23, 2021Date of Patent: May 21, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Huangpeng Zhang, Shiyang Yang
-
Publication number: 20240079054Abstract: Methods for input/output voltage training of a three-dimensional (3D) memory device is disclosed. The method can comprise the following operations: (1) setting a reference voltage value at an on-die termination (ODT) enabled status; (2) controlling the 3D memory device to perform a write training process; (3) determining whether a further write training process is needed; (4) in response to determining that the further write training process is needed, repeating operations (1), (2) and (3); and (5) in response to determining that the further write training process is not needed, setting the reference voltage value as an optimized reference voltage value.Type: ApplicationFiled: September 2, 2022Publication date: March 7, 2024Applicant: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Shiyang YANG, Chunfei Deng, Yan Lu, Ling Ding, Xiang Fu
-
Publication number: 20220392537Abstract: Aspects of the disclosure provide a semiconductor device. For example, the semiconductor device can include a first deserializer, a second deserializer, and a write data converter coupled to the first deserializer and the second deserializer. The first deserializer can be configured to convert serial data to parallel data based on a set of write clock signals, thus the parallel data has a first timing alignment with regard to the set of write clock signals. The second deserializer can be configured to generate a mask pattern based on the set of write clock signals, thus the mask pattern has a second timing alignment with regard to the set of write clock signals. The write data converter can be configured to generate valid data based on the parallel data and the mask pattern.Type: ApplicationFiled: September 16, 2021Publication date: December 8, 2022Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Chunfei DENG, Shiyang YANG
-
Publication number: 20220321122Abstract: In certain aspects, a circuit for ZQ resistor calibration can include a first input configured to receive a first default configuration. The circuit can also include a second input configured to receive a first calibration value based on a first comparison. The circuit can further include a first output configured to provide a first resistor code for a first resistor category. The circuit can additionally include a second output configured to provide a second resistor code for a second resistor category different from the first resistor category. The circuit can also include a first logic circuit configured to receive a signal from the first input and a signal from the second input, and provide a signal to the first output. The signal to the first output can include the first resistor code. The first resistor code can be different from the second resistor code.Type: ApplicationFiled: September 23, 2021Publication date: October 6, 2022Inventors: Huangpeng Zhang, Shiyang Yang
-
Patent number: 11456047Abstract: Aspects of the disclosure provide a semiconductor memory device. The semiconductor memory device includes a memory cell array and peripheral circuitry coupled with the memory cell array. The memory cell array includes a plurality of memory cells. The peripheral circuitry includes programmable logic circuit that is configured, after the semiconductor memory device is powered on, to perform logic functions.Type: GrantFiled: March 3, 2021Date of Patent: September 27, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Huangpeng Zhang, Shiyang Yang, Yu Wang, Huamin Cao, Ting Li, Xu Hou
-
Publication number: 20220051743Abstract: Aspects of the disclosure provide a semiconductor memory device. The semiconductor memory device includes a memory cell array and peripheral circuitry coupled with the memory cell array. The memory cell array includes a plurality of memory cells. The peripheral circuitry includes programmable logic circuit that is configured, after the semiconductor memory device is powered on, to perform logic functions.Type: ApplicationFiled: March 3, 2021Publication date: February 17, 2022Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Huangpeng ZHANG, Shiyang YANG, Yu WANG, Huamin CAO, Ting LI, Xu HOU
-
Publication number: 20190148920Abstract: The present invention relates to a series clearance multi-point discharging spark plug for a spark ignition engine, including a wiring screw. The wiring screw is arranged in an insulator. A central electrode is arranged in a tip of the insulator. A built-in damping resistor is arranged between the central electrode and the wiring screw. A ceramic multi-point discharging ignition table fitted with the insulator is arranged at a bottom of the insulator. A cavity assembly is formed between the ceramic multi-point discharging ignition table and the insulator. An outer wall at an upper end of the ceramic multi-point discharging ignition table is fastened to the shell. An ignition electrode assembly is arranged at the bottom of the ceramic multi-point discharging ignition table. The series clearance multi-point discharging spark plug increases temperature and pressure of mixed gas during ignition, thereby improving ignition performance, shortening combustion duration and improving engine performance.Type: ApplicationFiled: September 30, 2017Publication date: May 16, 2019Inventors: Helin SHEN, Jiangtao FENG, Shiyang YANG, Lwee Chek YAN, Kee Foo OW
-
Patent number: 9047935Abstract: Disclosed is a read timing generation circuit, capable of reducing dynamic power consumption. After a multi-bit address Add1, Add2, . . . , and AddN passes through an address change monitoring unit (100), a response pulse signal corresponding the address is generated. After the response pulse signal passes through an address trigger determination unit (200), a single trigger determination signal ATDPRE is generated. The single trigger determination signal ATDPRE passes through an ATD timing generation unit (300) and a post-timing generation unit (1000), thereby forming a read timing generation circuit in a serial link and generating corresponding read timing. Compared with the conventional read timing generation circuit in which each bit of an address signal corresponds to a stage of structures to execute the trigger, ATD control timing output, and ATD determination process separately, the present invention greatly reduces the total dynamic power consumption of the circuit.Type: GrantFiled: November 25, 2011Date of Patent: June 2, 2015Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Weiwei Chen, Lan Chen, Shiyang Yang
-
Publication number: 20140092697Abstract: Disclosed is a read timing generation circuit, capable of reducing dynamic power consumption. After a multi-bit address Add1, Add2, . . . , and AddN passes through an address change monitoring unit (100), a response pulse signal corresponding the address is generated. After the response pulse signal passes through an address trigger determination unit (200), a single trigger determination signal ATDPRE is generated. The single trigger determination signal ATDPRE passes through an ATD timing generation unit (300) and a post-timing generation unit (1000), thereby forming a read timing generation circuit in a serial link and generating corresponding read timing. Compared with the conventional read timing generation circuit in which each bit of an address signal corresponds to a stage of structures to execute the trigger, ATD control timing output, and ATD determination process separately, the present invention greatly reduces the total dynamic power consumption of the circuit.Type: ApplicationFiled: November 25, 2011Publication date: April 3, 2014Inventors: Weiwei Chen, Lan Chen, Shiyang Yang