Patents by Inventor Simon Chong
Simon Chong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11223361Abstract: An integrated circuit device may include programmable logic fabric disposed on a first integrated circuit die and having configuration memory. The integrated circuit device may also include a base die that may provide memory and/or operating supporting circuitry. The first die and the second die may be coupled using a high-speed parallel interface. The interface may employ microbumps. The first die and the second die may also include controllers for the interface.Type: GrantFiled: May 22, 2020Date of Patent: January 11, 2022Assignee: INTEL CORPORATIONInventors: Kevin Clark, Scott J. Weber, James Ball, Simon Chong, Ravi Prakash Gutala, Aravind Raghavendra Dasu, Jun Pin Tan
-
Publication number: 20210013885Abstract: Systems and methods described herein may relate to providing a dynamically configurable circuitry able to be programed using a microsector granularity. Furthermore, selective partial reconfiguration operations may be performed use write operations to write a new configuration over existing configurations to selectively reprogram a portion of programmable logic. An n-bit data register (e.g., a 1-bit data register) and/or control circuitry receiving data and commands from an access register disposed between portions of programmable logic may enable at least some of the operations described.Type: ApplicationFiled: September 25, 2020Publication date: January 14, 2021Inventors: Sean R. Atsatt, Arun Jangity, Thien Le, Simon Chong
-
Publication number: 20200358444Abstract: An integrated circuit device may include programmable logic fabric disposed on a first integrated circuit die and having configuration memory. The integrated circuit device may also include a base die that may provide memory and/or operating supporting circuitry. The first die and the second die may be coupled using a high-speed parallel interface. The interface may employ microbumps. The first die and the second die may also include controllers for the interface.Type: ApplicationFiled: May 22, 2020Publication date: November 12, 2020Inventors: Kevin Clark, Scott J. Weber, James Ball, Simon Chong, Ravi Prakash Gutala, Aravind Raghavendra Dasu, Jun Pin Tan
-
Patent number: 10666265Abstract: An integrated circuit device may include programmable logic fabric disposed on a first integrated circuit die and having configuration memory. The integrated circuit device may also include a base die that may provide memory and/or operating supporting circuitry. The first die and the second die may be coupled using a high-speed parallel interface. The interface may employ microbumps. The first die and the second die may also include controllers for the interface.Type: GrantFiled: September 28, 2018Date of Patent: May 26, 2020Assignee: Intel CorporationInventors: Kevin Clark, Scott J. Weber, James Ball, Simon Chong, Ravi Prakash Gutala, Aravind Raghavendra Dasu, Jun Pin Tan
-
Publication number: 20190103872Abstract: An integrated circuit device may include programmable logic fabric disposed on a first integrated circuit die and having configuration memory. The integrated circuit device may also include a base die that may provide memory and/or operating supporting circuitry. The first die and the second die may be coupled using a high-speed parallel interface. The interface may employ microbumps. The first die and the second die may also include controllers for the interface.Type: ApplicationFiled: September 28, 2018Publication date: April 4, 2019Inventors: Kevin Clark, Scott J. Weber, James Ball, Simon Chong, Ravi Prakash Gutala, Aravind Raghavendra Dasu
-
Patent number: 7822877Abstract: A network processor IC for processing network traffic includes a bus interface and a software programmable search engine communications module. The bus interface of the network processor IC is not specific to a particular search engine and the software programmable search engine communications module enables communications to be conducted between the network processor IC and the search engine via the bus interface according to whatever communications protocol the search engine requires. Using the software programmable search engine communications module, a network processor IC is software programmed to communicate with a particular search engine in a manner that is completely compatible with the search engine.Type: GrantFiled: November 27, 2007Date of Patent: October 26, 2010Assignee: Bay Microsystems, Inc.Inventors: Simon Chong, Steven Pan
-
Patent number: 7411968Abstract: Systems and methods for queuing and de-queuing packets in a two-dimensional link list data structure. A network processor processes data for transmission for a plurality of Virtual Connections (VCs). The processor creates a two-dimensional link list data structure for each VC. The data field of each data packet is stored in one or more buffer memories. Each buffer memory has an associated buffer descriptor that includes a pointer to the location of the buffer memory, and a pointer pointing to the memory of the next buffer descriptor associated with a buffer memory storing data for the same packet. Each data packet also has an associated packet descriptor including a pointer pointing to the memory location of the first buffer descriptor associated with that packet, and a pointer pointing to the memory location of the packet descriptor associated with the next data packet queued for transmission.Type: GrantFiled: August 7, 2003Date of Patent: August 12, 2008Assignee: Intel CorporationInventors: Simon Chong, Anguo Tony Huang, Man Dieu Trinh
-
Publication number: 20080126321Abstract: A network processor IC for processing network traffic includes a bus interface and a software programmable search engine communications module. The bus interface of the network processor IC is not specific to a particular search engine and the software programmable search engine communications module enables communications to be conducted between the network processor IC and the search engine via the bus interface according to whatever communications protocol the search engine requires. Using the software programmable search engine communications module, a network processor IC is software programmed to communicate with a particular search engine in a manner that is completely compatible with the search engine.Type: ApplicationFiled: November 27, 2007Publication date: May 29, 2008Inventors: Simon Chong, Steven Pan
-
Patent number: 6724767Abstract: Systems and methods for queuing and de-queuing packets in a two-dimensional link list data structure. A network processor processes data for transmission for a plurality of Virtual Connections (VCs). The processor creates a two-dimensional link list data structure for each VC. The data field of each data packet is stored in one or more buffer memories. Each buffer memory has an associated buffer descriptor that includes a pointer to the location of the buffer memory, and a pointer pointing to the memory of the next buffer descriptor associated with a buffer memory storing data for the same packet. Each data packet also has an associated packet descriptor including a pointer pointing to the memory location of the first buffer descriptor associated with that packet, and a pointer pointing to the memory location of the packet descriptor associated with the next data packet queued for transmission.Type: GrantFiled: March 16, 1999Date of Patent: April 20, 2004Assignee: Intel CorporationInventors: Simon Chong, Anguo Tony Huang, Man Dieu Trinh
-
Publication number: 20040028067Abstract: Systems and methods for queuing and de-queuing packets in a two-dimensional link list data structure. A network processor processes data for transmission for a plurality of Virtual Connections (VCs). The processor creates a two-dimensional link list data structure for each VC. The data field of each data packet is stored in one or more buffer memories. Each buffer memory has an associated buffer descriptor that includes a pointer to the location of the buffer memory, and a pointer pointing to the memory of the next buffer descriptor associated with a buffer memory storing data for the same packet. Each data packet also has an associated packet descriptor including a pointer pointing to the memory location of the first buffer descriptor associated with that packet, and a pointer pointing to the memory location of the packet descriptor associated with the next data packet queued for transmission.Type: ApplicationFiled: August 7, 2003Publication date: February 12, 2004Applicant: SOFTCOM MICROSYSTEMSInventors: Simon Chong, Anguo Tony Huang, Man Dieu Trinh
-
Patent number: 6657959Abstract: Systems and methods for maintaining cell transmissions at or above the minimum cell transfer rate for ABR-category VCs. An ABR schedule table (AST) in a memory stores ABR VCs scheduled for transmissions. A pointer to the AST indicates that the ABR VC currently addresses is ready to transmit a cell. The schedule pointer is incremented every cell transmission time. When a cell of a particular VC is sent, the VC is rescheduled in another time slot in the AST such that the next cell for that VC is transmitted at close to or equal to that VC's allowed cell transfer rate (ACR) while maintaining its minimum cell transfer rate (MCR). To determine the next time slot in which to reschedule the VC, the system uses an ACR bitmap that compresses the AST and which identifies entries that are not occupied by a VC scheduled for a transmission. The system determines the time slot in the AST that would allow the VC to be transmitted at its ACR.Type: GrantFiled: June 17, 1999Date of Patent: December 2, 2003Assignee: Intel CorporationInventors: Simon Chong, Ryszard Bleszynski
-
Patent number: 6603768Abstract: Systems and methods for assisting multiple protocol conversion in a network accelerator. A network device includes a transmit processing engine, a receive processing engine and one or more memories, each memory including one or more buffers for storing packets. When a packet is received, the receive engine adds a 4, 8, 12 or 16-byte tag to the front of the packet on a per-VC basis and stores the packet to a buffer. Additionally, the receive engine is able to add an offset to the starting address of the packet in the buffer relative to the beginning of the buffer. When a packet is to be transmitted, the transmit engine is able to transmit the packet from an address that is offset from the starting address of the buffer by one or more bytes. Additionally, the transmit engine is able to add one of several predefined packet headers on a per-packet basis.Type: GrantFiled: June 25, 1999Date of Patent: August 5, 2003Assignee: Intel CorporationInventors: Ryszard Bleszynski, Simon Chong, David A. Stelliga, Anguo Tony Huang
-
Patent number: 6501731Abstract: A CBR/VBR traffic scheduler includes multiple CBR/VBR shapers to shape traffic over a wide range of peak cell rates for multiple CBR and VBR connection. Each shaper points to one or more VCs in a link list and includes a PCR counter initialized to a first value, an SCR counter initialized to a second and an arbitration counter. Each shaper is also connected to one of several clock sources, each having an associated clock cycle. A priority encoder, coupled to each arbitration counter, provides for determining priority between shapers having one or more associated VCs ready for transmission. Both the PCR counter and the SCR counter for each shaper is decremented during each associated clock cycle. For each shaper, when the PCR counter is decremented to a value of zero, the arbitration counter is initialized to a preset value and enabled for selection by the priority encoder.Type: GrantFiled: June 25, 1999Date of Patent: December 31, 2002Assignee: Intel CorporationInventors: Simon Chong, Ryszard Bleszynski, David A. Stelliga, Anguo Tony Huang
-
Patent number: 6425067Abstract: A system and method of compressing memory for efficiently searching the memory. Values are assigned to initial memory locations and these values are logically combined to form a first group of values. This first group of values are then entered into memory locations and logically combined to form a second group of values. The second group of values are then entered into their own memory locations. By searching the second group of values, it can be determined which of the first group of values includes an initial memory location having a desired logic value.Type: GrantFiled: June 25, 1999Date of Patent: July 23, 2002Assignee: Intel CorporationInventors: Simon Chong, Rex Shieh
-
Patent number: 6311212Abstract: Systems and methods for storing, or caching, VC descriptors on a single-chip network processor to enhance system performance. The single-chip network processor includes an on-chip cache memory that stores VC descriptors for fast retrieval. When a VC descriptor is to be retrieved, a processing engine sends a VC descriptor identifier to a content-addressable memory (CAM), which stores VC descriptor identifiers in association with addresses in the cache where associated VC descriptors are stored. If the desired VC descriptor is stored in the cache, the CAM returns the associated address to the processing engine and the processing engine retrieves the VC descriptor from the cache memory. If the VC descriptor is not stored in the cache, the CAM returns a miss signal to the processing engine, and the processing engine retrieves the VC descriptor from an off-chip memory.Type: GrantFiled: March 16, 1999Date of Patent: October 30, 2001Assignee: Intel CorporationInventors: Simon Chong, David A. Stelliga, Ryszard Bleszynski, Anguo Tony Huang, Man Dieu Trinh