Patents by Inventor Slobodan Milijevic
Slobodan Milijevic has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10007639Abstract: A master phase locked loop device is operable in association with one or more slave devices including slave digitally controlled oscillators (sDCOs), one or more digital PLL (DPLL) channels include a master digitally controlled oscillator (mDCO). A master synchronization timer generating master timing pulses to read phase and frequency information from the mDCO(s). A peripheral interface sends the read frequency and phase information to the one or more slave devices. A synchronization interface sends the master timing pulses to synchronize a replica synchronization timer in the sDCO(s) that generates slave timing pulses for use in updating the phase and frequency information received at the slave device(s).Type: GrantFiled: April 5, 2016Date of Patent: June 26, 2018Assignee: Microsemi Semiconductor ULCInventors: Krste Mitric, Slobodan Milijevic, Wenbao Wang, Gabriel Rusaneanu
-
Patent number: 9595972Abstract: Master clock redundancy is provided for a digital phase locked loop having a digital controlled oscillator (DCO) driven by a master clock source, for example, a crystal oscillator. One of a plurality of a crystal oscillators generating clock signals is selected to drive the DCO. The performance of the crystal oscillators is monitored, and the DCO is switched from being driven by a previously selected crystal oscillator to a newly selected crystal oscillator upon loss of a clock signal from the previously selected crystal oscillator or when the performance of the previously selected crystal oscillator falls below a predetermined acceptable level.Type: GrantFiled: March 9, 2016Date of Patent: March 14, 2017Assignee: Microsemi Semiconductor ULCInventors: Slobodan Milijevic, Johannes Hermanus Aloysius de Rijk, Paul H. L. M. Schram, Mark A Warriner
-
Publication number: 20160301416Abstract: Master clock redundancy is provided for a digital phase locked loop having a digital controlled oscillator (DCO) driven by a master clock source, for example, a crystal oscillator. One of a plurality of a crystal oscillators generating clock signals is selected to drive the DCO. The performance of the crystal oscillators is monitored, and the DCO is switched from being driven by a previously selected crystal oscillator to a newly selected crystal oscillator upon loss of a clock signal from the previously selected crystal oscillator or when the performance of the previously selected crystal oscillator falls below a predetermined acceptable level.Type: ApplicationFiled: March 9, 2016Publication date: October 13, 2016Inventors: Slobodan Milijevic, Johannes Hermanus Aloysius de Rijk, Paul H.L.M. Schram, Mark A. Warriner
-
Publication number: 20160299870Abstract: A master phase locked loop device is operable in association with one or more slave devices including slave digitally controlled oscillators (sDCOs), one or more digital PLL (DPLL) channels include a master digitally controlled oscillator (mDCO). A master synchronization timer generating master timing pulses to read phase and frequency information from the mDCO(s). A peripheral interface sends the read frequency and phase information to the one or more slave devices. A synchronization interface sends the master timing pulses to synchronize a replica synchronization timer in the sDCO(s) that generates slave timing pulses for use in updating the phase and frequency information received at the slave device(s).Type: ApplicationFiled: April 5, 2016Publication date: October 13, 2016Inventors: Krste Mitric, Slobodan Milijevic, Wenbao Wang, Gabriel Rusaneanu
-
Publication number: 20160294393Abstract: A universal input buffer has a pair of input pins. A first input of a multiplexer is coupled to the second input pin and a second input of the multiplexer receives a common mode voltage of a differential signal applied to the first pin. The multiplexer is responsive to a selection signal to select either of the first and second inputs of said multiplexer. A pair of single-input buffers have inputs coupled respectively to the first and second input pins. A first input of a first differential buffer is coupled to the first input pin, a first input of a second differential buffer is coupled to the second input pin, the second input of the first differential buffer is coupled to the output of the multiplexer, and the second input of the second differential buffer receives a common mode voltage of a differential signal applied to the second pin.Type: ApplicationFiled: April 1, 2016Publication date: October 6, 2016Inventors: Slobodan Milijevic, Guohui Situ
-
Patent number: 9444461Abstract: A universal input buffer has a pair of input pins. A first input of a multiplexer is coupled to the second input pin and a second input of the multiplexer receives a common mode voltage of a differential signal applied to the first pin. The multiplexer is responsive to a selection signal to select either of the first and second inputs of said multiplexer. A pair of single-input buffers have inputs coupled respectively to the first and second input pins. A first input of a first differential buffer is coupled to the first input pin, a first input of a second differential buffer is coupled to the second input pin, the second input of the first differential buffer is coupled to the output of the multiplexer, and the second input of the second differential buffer receives a common mode voltage of a differential signal applied to the second pin.Type: GrantFiled: April 1, 2016Date of Patent: September 13, 2016Assignee: Microsemi Semiconductor ULCInventors: Slobodan Milijevic, Guohui Situ
-
Patent number: 9444470Abstract: A double phase-locked has a first phase-locked loop including a first narrowband loop filter configured to reduce phase noise in a first input clock, and a second phase-locked loop including a second loop filter configured to receive a second input clock from a stable clock source. The second clock has a frequency close to said first clock. The first loop has a bandwidth at least an order of magnitude less than the second loop. A coupler couples the first and second phase-locked loops to provide a common output. The double phase-locked loop can be used, for example, to provide time-of-day information in wireless networks or as a fine filter for cleaning phase noise from clock signals recovered over telecom/datacom networks.Type: GrantFiled: January 13, 2015Date of Patent: September 13, 2016Assignee: Microsemi Semiconductor ULCInventor: Slobodan Milijevic
-
Publication number: 20150222276Abstract: A double phase-locked has a first phase-locked loop including a first narrowband loop filter configured to reduce phase noise in a first input clock, and a second phase-locked loop including a second loop filter configured to receive a second input clock from a stable clock source. The second clock has a frequency close to said first clock. The first loop has a bandwidth at least an order of magnitude less than the second loop. A coupler couples the first and second phase-locked loops to provide a common output. The double phase-locked loop can be used, for example, to provide time-of-day information in wireless networks or as a fine filter for cleaning phase noise from clock signals recovered over telecom/datacom networks.Type: ApplicationFiled: January 13, 2015Publication date: August 6, 2015Inventor: Slobodan Milijevic
-
Patent number: 9094185Abstract: A digital phase locked loop has a phase acquisition module that outputs a first phase value representative of the phase of a reference signal expressed with respect to an internal phase reference. A phase offset write module convert a phases offset commanded from an external source into a phase offset correction value expressed with respect to the internal phase reference. A phase offset controller sums the phase offset correction values to produce a second phase value, which is added to the first phase value to produce a third phase value expressed with respect to the internal phase reference. A digital controlled oscillator (DCO) outputs a fourth phase value expressed with respect to the internal phase reference. A phase detector outputs a fifth phase value representing the difference between the third and fourth phase values. A loop filter derives a frequency offset for the DCO based on the fifth phase value. An output module generates one or more output clocks from the fourth phase value.Type: GrantFiled: January 14, 2015Date of Patent: July 28, 2015Assignee: MICROSEMI SEMICONDUCTOR ULCInventors: Paul H. L. M. Schram, Krste Mitric, Slobodan Milijevic, Tanmay Zargar, David Colby
-
Publication number: 20150207619Abstract: A digital phase locked loop has a phase acquisition module that outputs a first phase value representative of the phase of a reference signal expressed with respect to an internal phase reference. A phase offset write module convert a phases offset commanded from an external source into a phase offset correction value expressed with respect to the internal phase reference. A phase offset controller sums the phase offset correction values to produce a second phase value, which is added to the first phase value to produce a third phase value expressed with respect to the internal phase reference. A digital controlled oscillator (DCO) outputs a fourth phase value expressed with respect to the internal phase reference. A phase detector outputs a fifth phase value representing the difference between the third and fourth phase values. A loop filter derives a frequency offset for the DCO based on the fifth phase value. An output module generates one or more output clocks from the fourth phase value.Type: ApplicationFiled: January 14, 2015Publication date: July 23, 2015Inventors: Paul H.L.M. SCHRAM, Krste MITRIC, Slobodan MILIJEVIC, Tanmay ZARGAR, David COLBY
-
Patent number: 8090316Abstract: A digital FM transmitter has a digital controlled oscillator for generating a modulated RF carrier. A digital signal processor receives digital input samples and generates a modulating signal for input to the digital controlled oscillator. A bandpass filter for filters frequency components of the modulated carrier outside a predetermined frequency band and supplies the filtered modulated RF carrier to an antenna.Type: GrantFiled: September 10, 2008Date of Patent: January 3, 2012Assignee: Microsemi Semiconductor Corp.Inventors: Slobodan Milijevic, Krste Mitric
-
Patent number: 7548119Abstract: A digitally controlled oscillator (DCO) generating an output clock includes a jitter shaping module for shifting low frequency digital jitter on the output clock into higher frequency jitter.Type: GrantFiled: April 25, 2007Date of Patent: June 16, 2009Assignee: Zarlink Semiconductor Inc.Inventors: Krste Mitric, Slobodan Milijevic
-
Publication number: 20090081969Abstract: A digital FM transmitter has a digital controlled oscillator for generating a modulated RF carrier. A digital signal processor receives digital input samples and generates a modulating signal for input to the digital controlled oscillator. A bandpass filter for filters frequency components of the modulated carrier outside a predetermined frequency band and supplies the filtered modulated RF carrier to an antenna.Type: ApplicationFiled: September 10, 2008Publication date: March 26, 2009Applicant: ZARLINK SEMICONDUCTOR INC.Inventors: Slobodan Milijevic, Krste Mitric
-
Publication number: 20070262822Abstract: A digitally controlled oscillator (DCO) generating an output clock includes a jitter shaping module for shifting low frequency digital jitter on the output clock into higher frequency jitter.Type: ApplicationFiled: April 25, 2007Publication date: November 15, 2007Applicant: ZARLINK SEMICONDUCTOR INC.Inventors: Krste Mitric, Slobodan Milijevic