Patents by Inventor SOLJI SONG
SOLJI SONG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11978688Abstract: A semiconductor device is disclosed. The semiconductor device includes a via passivation layer disposed on an inactive surface of a substrate, a through-electrode vertically penetrating the substrate and the via passivation layer, a concave portion formed in the top surface of the via passivation layer and disposed adjacent to the through-electrode, and a via protective layer coplanar with the via passivation layer and the through-electrode and to fill the concave portion. In a horizontal cross-sectional view, the via protective layer has a band shape surrounding the through-electrode.Type: GrantFiled: October 16, 2022Date of Patent: May 7, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jumyong Park, Solji Song, Jinho An, Jeonggi Jin, Jinho Chun, Juil Choi
-
Publication number: 20240145366Abstract: A method of manufacturing a semiconductor package including forming a first semiconductor chip including a first substrate having a first and second surfaces and forming a second semiconductor chip including a second substrate having third and fourth surfaces. Arranging the second semiconductor chip on the first semiconductor chip such that bonding pads that are exposed from the front surface of the second semiconductor chip are bonded to conductive pads that are exposed from the rear surface of the first semiconductor chip. Forming a first through via having a first diameter and that penetrates the first substrate. Forming an insulating layer that exposes a first end of the first through via on the second surface of the first substrate, etching the first end of the first through via to a first depth, and applying a conductive material to the first end to form the conductive pad having a second diameter.Type: ApplicationFiled: May 1, 2023Publication date: May 2, 2024Inventors: Dongjoon Oh, Jumyong Park, Solji Song, Hyunchul Jung, Sanghoo Cho, Hyunsu Hwang
-
Publication number: 20240128239Abstract: A semiconductor package includes a connection structure, a via protection layer on the connection structure, a first semiconductor chip on the via protection layer and including a first substrate having a first active face and a first inactive face opposite to each other a through-silicon via (TSV) configured to electrically connect the first semiconductor chip to the connection structure, and a second semiconductor chip on the first semiconductor chip and electrically connected to the first semiconductor chip. The second semiconductor chip includes a second substrate having a second active face and a second inactive face opposite to each other. The package includes a conductive post configured to electrically connect the second semiconductor chip and the connection structure with each other, and a molding layer filling a space between an upper surface of the connection structure and the second semiconductor chip, and the molding layer encloses the conductive post.Type: ApplicationFiled: September 21, 2023Publication date: April 18, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Solji SONG, Junyun KWEON, Byeongchan KIM, Jumyong PARK, Dongjoon OH, Hyunchul JUNG, Hyunsu HWANG
-
Publication number: 20230420397Abstract: A includes a semiconductor substrate, a pad insulating layer disposed on the semiconductor substrate, a through electrode structure that partially penetrates the semiconductor substrate but does not penetrate the pad insulating layer, an insulating liner that at least partially surrounds the through electrode structure, an insulating sidewall that penetrates the pad insulating layer, a part of the semiconductor substrate and at least a part of the insulating liner, and includes a pad hole formed therein, and a bonding pad structure disposed on the pad insulating layer and that fills the pad hole, and contacts the through electrode structureType: ApplicationFiled: May 23, 2023Publication date: December 28, 2023Inventors: Hyunsu Hwang, Unbyoung Kang, Jumyong Park, Solji Song, Dongjoon Oh, Hyunchul Jung
-
Patent number: 11854893Abstract: A method of manufacturing a semiconductor package, includes forming a mask layer on a wafer, the wafer including a semiconductor substrate and an insulating layer; forming a groove in the semiconductor substrate by performing a first laser grooving process; expanding an opening of the mask layer opened by the first laser grooving process by performing a second laser grooving process; exposing a portion of the insulating layer by removing a portion of the mask layer; and cutting the semiconductor substrate while removing the portion of the insulating layer exposed during the exposing by performing a dicing process.Type: GrantFiled: June 27, 2022Date of Patent: December 26, 2023Inventors: Junyun Kweon, Jumyong Park, Solji Song, Dongjoon Oh, Chungsun Lee, Hyunsu Hwang
-
Publication number: 20230275011Abstract: A semiconductor package may include a redistribution substrate having a first surface and a second surface, opposite to each other, a semiconductor chip on the first surface of the redistribution substrate, and a solder pattern on the second surface of the redistribution substrate. The redistribution substrate may include an under-bump pattern coupled to the solder pattern, a first redistribution pattern on the under-bump pattern, the first redistribution pattern including a first via portion and a first wire portion, and a first seed pattern between the under-bump pattern and the first redistribution pattern and on a side surface of the first via portion and a bottom surface of the first wire portion. A bottom surface of the first seed pattern may be at a level lower than a top surface of the under-bump pattern.Type: ApplicationFiled: May 3, 2023Publication date: August 31, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Jeonggi Jin, Gyuho Kang, Solji Song, Un-Byoung Kang, Ju-Il Choi
-
Patent number: 11676887Abstract: A semiconductor package may include a redistribution substrate having a first surface and a second surface, opposite to each other, a semiconductor chip on the first surface of the redistribution substrate, and a solder pattern on the second surface of the redistribution substrate. The redistribution substrate may include an under-bump pattern coupled to the solder pattern, a first redistribution pattern on the under-bump pattern, the first redistribution pattern including a first via portion and a first wire portion, and a first seed pattern between the under-bump pattern and the first redistribution pattern and on a side surface of the first via portion and a bottom surface of the first wire portion. A bottom surface of the first seed pattern may be at a level lower than a top surface of the under-bump pattern.Type: GrantFiled: May 12, 2021Date of Patent: June 13, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeonggi Jin, Gyuho Kang, Solji Song, Un-Byoung Kang, Ju-Il Choi
-
Publication number: 20230111136Abstract: A semiconductor device is disclosed. The semiconductor device includes a via passivation layer disposed on an inactive surface of a substrate, a through-electrode vertically penetrating the substrate and the via passivation layer, a concave portion formed in the top surface of the via passivation layer and disposed adjacent to the through-electrode, and a via protective layer coplanar with the via passivation layer and the through-electrode and to fill the concave portion. In a horizontal cross-sectional view, the via protective layer has a band shape surrounding the through-electrode.Type: ApplicationFiled: October 16, 2022Publication date: April 13, 2023Inventors: Jumyong PARK, Solji Song, Jinho AN, Jeonggi JIN, Jinho CHUN, Juil CHOI
-
Publication number: 20230112006Abstract: A semiconductor package includes: a first semiconductor chip including a first semiconductor substrate including a first active surface and a first inactive surface opposite to each other and a plurality of first chip pads on the first active surface; a second semiconductor chip including a second semiconductor substrate including a second active surface and a second inactive surface opposite to each other and a plurality of second chip pads on the second active surface, the second active surface being stacked on the first semiconductor chip to face the first inactive surface; a bonding insulation material layer interposed between the first semiconductor chip and the second semiconductor chip; and a plurality of bonding pads surrounded by the bonding insulation material layer to electrically connect the first semiconductor chip to the second semiconductor chip.Type: ApplicationFiled: May 27, 2022Publication date: April 13, 2023Inventors: Dongjoon OH, Unbyoung KANG, Byeongchan KIM, Jumyong PARK, Solji SONG, Chungsun LEE, Hyunsu HWANG
-
Publication number: 20230104421Abstract: Provided is a dry etching apparatus including: a plasma process chamber; an edge ring which is arranged in the plasma process chamber and on which a wafer is mounted; a shadow ring positioned to be spaced apart by a first vertical distance above the edge ring during a plasma etching process of the wafer; an operation unit coupled to the shadow ring and having a lift pin that raises and lowers the shadow ring; a fixing portion having a plurality of fixing pins engaged with the lift pin at different positions to fix a lowering point of the shadow ring; and a distance control unit that controls the fixing portion to determine the first vertical distance, wherein the first vertical distance is determined by a first horizontal distance between the wafer and the edge ring.Type: ApplicationFiled: August 9, 2022Publication date: April 6, 2023Inventors: Hyunsu Hwang, Suhyeon Ku, Junyun Kweon, Solji Song, Dongjoon Oh, Chungsun Lee
-
Publication number: 20230096678Abstract: A method of manufacturing a semiconductor package, includes forming a mask layer on a wafer, the wafer including a semiconductor substrate and an insulating layer; forming a groove in the semiconductor substrate by performing a first laser grooving process; expanding an opening of the mask layer opened by the first laser grooving process by performing a second laser grooving process; exposing a portion of the insulating layer by removing a portion of the mask layer; and cutting the semiconductor substrate while removing the portion of the insulating layer exposed during the exposing by performing a dicing process.Type: ApplicationFiled: June 27, 2022Publication date: March 30, 2023Inventors: JUNYUN KWEON, JUMYONG PARK, SOLJI SONG, DONGJOON OH, CHUNGSUN LEE, HYUNSU HWANG
-
Publication number: 20230102285Abstract: A semiconductor package including a semiconductor chip, a redistribution layer structure disposed under the semiconductor chip, a bump pad disposed under the redistribution layer structure and having an upper structure of a first width and a lower structure of a second width less than the first width, a metal seed layer disposed along a lower surface of the upper structure and a side surface of the lower structure, an insulating layer surrounding the redistribution layer structure and the bump pad, and a bump structure disposed under the bump pad. A first undercut is disposed at one end of the metal seed layer that contacts the upper structure, and a second undercut is disposed at an other end of the metal seed layer that contacts the lower structure.Type: ApplicationFiled: December 2, 2022Publication date: March 30, 2023Inventors: JEONGGI JIN, SOLJI SONG, TAEHWA JEONG, JINHO CHUN, JUIL CHOI, ATSUSHI FUJISAKI
-
Publication number: 20230089399Abstract: A semiconductor device includes a substrate, an insulating layer on a bottom surface of the substrate, a portion of a top surface of the insulating layer that faces the substrate being exposed outside a side surface of the substrate, a through via penetrating the substrate, an interconnection structure in the insulating layer, and a dummy pattern on the portion of the top surface of the insulating layer that is exposed by the substrate.Type: ApplicationFiled: April 13, 2022Publication date: March 23, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Solji SONG, Junyun Kweon, Jumyong Park, Dongjoon Oh, Chungsun Lee, Hyunsu Hwang
-
Publication number: 20230070532Abstract: A semiconductor package includes a first semiconductor chip having a first substrate, a first insulating layer on the first substrate, and a plurality of first bonding pads on the first insulating layer, and having a flat upper surface by an upper surface of the first insulating layer and upper surfaces of the plurality of first bonding pads; and a second semiconductor chip on the upper surface of the first semiconductor chip and having a second substrate, a second insulating layer below the second substrate and in contact with the first insulating layer, and a plurality of second bonding pads on the second insulating layer and in contact with the first bonding pads, respectively, wherein the first insulating layer includes an insulating interfacial layer in contact with the second insulating layer, embedded in the first insulating layer, and spaced apart from the plurality of first bonding pads.Type: ApplicationFiled: April 21, 2022Publication date: March 9, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Jumyong PARK, Unbyoung KANG, Byeongchan KIM, Solji SONG, Chungsun LEE
-
Publication number: 20230073690Abstract: A wafer structure includes a semiconductor substrate that includes a chip region and a scribe lane region. A first dielectric layer is on a first surface of the semiconductor substrate, a second dielectric layer is on the first dielectric layer. A dielectric pattern is between the first dielectric layer and the second dielectric layer. A through via that penetrates the first surface and a second surface at the chip region of the semiconductor substrate, and a conductive pad is in the second dielectric layer and on the through via. The dielectric pattern includes an etch stop pattern on the chip region of the semiconductor substrate and in contact with a bottom surface of the conductive pad, and an alignment key pattern on the scribe lane region of the semiconductor substrate.Type: ApplicationFiled: April 1, 2022Publication date: March 9, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Hyunsu HWANG, Junyun KWEON, Jumyong PARK, Solji SONG, Dongjoon OH, Chungsun LEE
-
Patent number: 11538783Abstract: A semiconductor package including a semiconductor chip, a redistribution layer structure disposed under the semiconductor chip, a bump pad disposed under the redistribution layer structure and having an upper structure of a first width and a lower structure of a second width less than the first width, a metal seed layer disposed along a lower surface of the upper structure and a side surface of the lower structure, an insulating layer surrounding the redistribution layer structure and the bump pad, and a bump structure disposed under the bump pad. A first undercut is disposed at one end of the metal seed layer that contacts the upper structure, and a second undercut is disposed at an other end of the metal seed layer that contacts the lower structure.Type: GrantFiled: November 3, 2020Date of Patent: December 27, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Jeonggi Jin, Solji Song, Taehwa Jeong, Jinho Chun, Juil Choi, Atsushi Fujisaki
-
Patent number: 11476176Abstract: A semiconductor device is disclosed. The semiconductor device includes a via passivation layer disposed on an inactive surface of a substrate, a through-electrode vertically penetrating the substrate and the via passivation layer, a concave portion formed in the top surface of the via passivation layer and disposed adjacent to the through-electrode, and a via protective layer coplanar with the via passivation layer and the through-electrode and to fill the concave portion. In a horizontal cross-sectional view, the via protective layer has a band shape surrounding the through-electrode.Type: GrantFiled: September 28, 2020Date of Patent: October 18, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jumyong Park, Solji Song, Jinho An, Jeonggi Jin, Jinho Chun, Juil Choi
-
Publication number: 20220077040Abstract: A semiconductor package may include a redistribution substrate having a first surface and a second surface, opposite to each other, a semiconductor chip on the first surface of the redistribution substrate, and a solder pattern on the second surface of the redistribution substrate. The redistribution substrate may include an under-bump pattern coupled to the solder pattern, a first redistribution pattern on the under-bump pattern, the first redistribution pattern including a first via portion and a first wire portion, and a first seed pattern between the under-bump pattern and the first redistribution pattern and on a side surface of the first via portion and a bottom surface of the first wire portion. A bottom surface of the first seed pattern may be at a level lower than a top surface of the under-bump pattern.Type: ApplicationFiled: May 12, 2021Publication date: March 10, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Jeonggi JIN, Gyuho KANG, Solji SONG, Un-Byoung KANG, Ju-Il CHOI
-
Publication number: 20220059466Abstract: A semiconductor package includes an interposer having a first surface and a second surface opposite to the first surface and including a plurality of bonding pads, and first and second semiconductor devices on the interposer. Each of the plurality of bonding pads includes a first pad pattern provided to be exposed from the first surface and having a first width and a second pad pattern provided on the first pad pattern and having a second width greater than the first width.Type: ApplicationFiled: March 11, 2021Publication date: February 24, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Solji SONG, Byeongchan KIM, Jumyong PARK, Jinho AN, Chungsun LEE, Jeonggi JIN, Juil CHOI
-
Publication number: 20210335688Abstract: A semiconductor device is disclosed. The semiconductor device includes a via passivation layer disposed on an inactive surface of a substrate, a through-electrode vertically penetrating the substrate and the via passivation layer, a concave portion formed in the top surface of the via passivation layer and disposed adjacent to the through-electrode, and a via protective layer coplanar with the via passivation layer and the through-electrode and to fill the concave portion. In a horizontal cross-sectional view, the via protective layer has a band shape surrounding the through-electrode.Type: ApplicationFiled: September 28, 2020Publication date: October 28, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Jumyong PARK, Solji SONG, Jinho AN, Jeonggi JIN, Jinho CHUN, Juil CHOI