Patents by Inventor Sorin Georgescu
Sorin Georgescu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220262941Abstract: Capacitance networks for enhancing high voltage operation of high electron mobility transistors (HEMTs) are presented herein. A capacitance network, integrated and/or external, may be provided with a fixed number of capacitively coupled field plates to distribute the electric field in the drift region. The capacitively coupled field plates may advantageously be fabricated on the same metal layer to lower cost; and the capacitance network may be provided to control field plate potentials. The potentials on each field plate may be pre-determined through the capacitance network, resulting in a uniform, and/or a substantially uniform electric field distribution along the drift region.Type: ApplicationFiled: June 24, 2020Publication date: August 18, 2022Applicant: POWER INTEGRATIONS, INC.Inventors: KUO-CHANG YANG, SORIN GEORGESCU, ALEXEY KUDYMOV, KAMAL VARADARAJAN
-
Publication number: 20220238644Abstract: Coupled polysilicon guard rings for enhancing breakdown voltage in a power semiconductor device are presented herein. Polysilicon guard rings are disposed above the power device drift region and electrically coupled to power device regions (e.g., device diffusions) so as to spread electric fields associated with an operating voltage. Additionally, PN junctions (i.e., p-type and n-type junctions) are formed within the polysilicon guard rings to operate in reverse bias with a low leakage current between the power device regions (e.g., device diffusions). Low leakage current may advantageously enhance the electric field spreading without deleteriously affecting existing (i.e., normal) power device performance; and enhanced electric field spreading may in turn reduce breakdown-voltage drift.Type: ApplicationFiled: June 19, 2019Publication date: July 28, 2022Applicant: POWER INTEGRATIONS, INC.Inventors: KUO-CHANG YANG, SORIN GEORGESCU
-
Patent number: 11025249Abstract: A switch having a drain, a source, and a control. The switch comprising a depletion-mode transistor including a first, a second, and a control terminal and an enhancement-mode transistor including a first, a second, and a control terminal. The first terminal of the depletion-mode transistor is the drain of the switch and the control of the depletion-mode transistor is coupled to the source of the switch. The control of the enhancement-mode transistor is coupled to the control of the switch, the second terminal of the enhancement-mode transistor is the source of the switch. The switch comprises a clamp circuit to clamp a voltage of the first terminal of the enhancement-mode transistor to a threshold, the clamp circuit comprises a resistor and a pn-junction device coupled between the first and second terminals of the enhancement-mode transistor and between the second terminal and the control of the depletion-mode transistor.Type: GrantFiled: July 22, 2020Date of Patent: June 1, 2021Assignee: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Publication number: 20200350908Abstract: A switch having a drain, a source, and a control. The switch comprising a depletion-mode transistor including a first, a second, and a control terminal and an enhancement-mode transistor including a first, a second, and a control terminal. The first terminal of the depletion-mode transistor is the drain of the switch and the control of the depletion-mode transistor is coupled to the source of the switch. The control of the enhancement-mode transistor is coupled to the control of the switch, the second terminal of the enhancement-mode transistor is the source of the switch. The switch comprises a clamp circuit to clamp a voltage of the first terminal of the enhancement-mode transistor to a threshold, the clamp circuit comprises a resistor and a pn-junction device coupled between the first and second terminals of the enhancement-mode transistor and between the second terminal and the control of the depletion-mode transistor.Type: ApplicationFiled: July 22, 2020Publication date: November 5, 2020Applicant: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Patent number: 10763852Abstract: A switch having a drain, a source, and a control. The switch comprising a depletion-mode transistor including a first, a second, and a control terminal and an enhancement-mode transistor including a first, a second, and a control terminal. The first terminal of the depletion-mode transistor is the drain of the switch and the control of the depletion-mode transistor is coupled to the source of the switch. The control of the enhancement-mode transistor is coupled to the control of the switch, the second terminal of the enhancement-mode transistor is the source of the switch. The switch comprises a clamp circuit to clamp a voltage of the first terminal of the enhancement-mode transistor to a threshold, the clamp circuit comprises a resistor and a pn-junction device coupled between the first and second terminals of the enhancement-mode transistor and between the second terminal and the control of the depletion-mode transistor.Type: GrantFiled: September 9, 2019Date of Patent: September 1, 2020Assignee: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Publication number: 20190393874Abstract: A switch having a drain, a source, and a control. The switch comprising a depletion-mode transistor including a first, a second, and a control terminal and an enhancement-mode transistor including a first, a second, and a control terminal. The first terminal of the depletion-mode transistor is the drain of the switch and the control of the depletion-mode transistor is coupled to the source of the switch. The control of the enhancement-mode transistor is coupled to the control of the switch, the second terminal of the enhancement-mode transistor is the source of the switch. The switch comprises a clamp circuit to clamp a voltage of the first terminal of the enhancement-mode transistor to a threshold, the clamp circuit comprises a resistor and a pn-junction device coupled between the first and second terminals of the enhancement-mode transistor and between the second terminal and the control of the depletion-mode transistor.Type: ApplicationFiled: September 9, 2019Publication date: December 26, 2019Applicant: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Publication number: 20190123738Abstract: A switch having a drain terminal, a source terminal and a control terminal. The switch comprises a normally-on device including a first terminal, a second terminal, and a control terminal, a normally-off device including a first terminal, a second terminal, and a control terminal, and a clamp circuit. The first terminal of the normally-on device is the drain terminal of the switch and the control terminal of the normally-on device is coupled to the source terminal of the switch. The control terminal of the normally-off device is coupled to the control terminal of the switch. The second terminal of the normally-off device is the source terminal of the switch, and the first terminal of the normally-off device is coupled to the second terminal of the normally-on device. The clamp circuit coupled across the normally-off device and comprises a first transistor coupled to the first terminal of the normally-off device.Type: ApplicationFiled: December 14, 2018Publication date: April 25, 2019Applicant: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Patent number: 10187054Abstract: A switch having a first terminal, a second terminal and a control terminal. The switch includes a normally-on device with a first terminal, a second terminal, and a control terminal. The first terminal of the normally-on device is the first terminal of the switch. The control terminal of the normally-on device is coupled to the second terminal of the switch. A normally-off device includes a first terminal, a second terminal, and a control terminal. The control terminal of the normally-off device is coupled to the control terminal of the switch. The second terminal of the normally off-device is the second terminal of the switch. The first terminal of the normally-off device is coupled to the second terminal of the normally-on device. A clamp circuit is coupled across the normally-off device. The clamp circuit is coupled to clamp a voltage of the first terminal of the normally-off device to a threshold.Type: GrantFiled: May 11, 2018Date of Patent: January 22, 2019Assignee: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Publication number: 20180262190Abstract: A switch having a first terminal, a second terminal and a control terminal. The switch includes a normally-on device with a first terminal, a second terminal, and a control terminal. The first terminal of the normally-on device is the first terminal of the switch. The control terminal of the normally-on device is coupled to the second terminal of the switch. A normally-off device includes a first terminal, a second terminal, and a control terminal. The control terminal of the normally-off device is coupled to the control terminal of the switch. The second terminal of the normally off-device is the second terminal of the switch. The first terminal of the normally-off device is coupled to the second terminal of the normally-on device. A clamp circuit is coupled across the normally-off device. The clamp circuit is coupled to clamp a voltage of the first terminal of the normally-off device to a threshold.Type: ApplicationFiled: May 11, 2018Publication date: September 13, 2018Applicant: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Patent number: 9998115Abstract: A cascode switch circuit includes a normally-on device cascode coupled to a normally-off device between first and second terminals of the cascode switch circuit. A leakage clamp circuit is coupled between first and second terminals of the normally-off device. The leakage clamp circuit is coupled to clamp a voltage at an intermediate terminal between the normally-on device and the normally-off device at a threshold voltage level. The leakage clamp circuit is further coupled to clamp a voltage between the second terminal of the normally-on device and the control terminal of the normally-on device at the threshold voltage level to keep the normally-on device off when the normally-on device and the normally-off device are off.Type: GrantFiled: December 11, 2017Date of Patent: June 12, 2018Assignee: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Patent number: 9972681Abstract: A semiconductor device including a dummy pillar and a plurality of racetrack pillars. The dummy pillar of semiconductor material extends in a first lateral direction. The plurality of racetrack pillars, including the semiconducting material, surrounds the dummy pillar. Each of the plurality of racetrack pillars has a first linear section, which extends in the first lateral direction, and a first rounded section to form a racetrack shape. The plurality of racetrack pillars includes a first racetrack pillar and a second racetrack pillar. The first racetrack pillar is disposed proximate to the dummy pillar and the second racetrack pillar surrounds the first racetrack pillar. The first racetrack pillar is disposed between the dummy pillar and the second racetrack pillar. The semiconductor device includes a plurality of spacing regions including a first spacing region that surrounds the dummy pillar and is disposed between the first racetrack pillar and the dummy pillar.Type: GrantFiled: June 8, 2017Date of Patent: May 15, 2018Assignee: Power Integrations, Inc.Inventors: Alexei Ankoudinov, Sorin Georgescu, Vijay Parthasarathy, Kelly Marcum, Jiankang Bu
-
Publication number: 20180061947Abstract: A semiconductor device including a dummy pillar and a plurality of racetrack pillars. The dummy pillar of semiconductor material extends in a first lateral direction. The plurality of racetrack pillars, including the semiconducting material, surrounds the dummy pillar. Each of the plurality of racetrack pillars has a first linear section, which extends in the first lateral direction, and a first rounded section to form a racetrack shape. The plurality of racetrack pillars includes a first racetrack pillar and a second racetrack pillar. The first racetrack pillar is disposed proximate to the dummy pillar and the second racetrack pillar surrounds the first racetrack pillar. The first racetrack pillar is disposed between the dummy pillar and the second racetrack pillar. The semiconductor device includes a plurality of spacing regions including a first spacing region that surrounds the dummy pillar and is disposed between the first racetrack pillar and the dummy pillar.Type: ApplicationFiled: June 8, 2017Publication date: March 1, 2018Inventors: Alexei Ankoudinov, Sorin Georgescu, Vijay Parthasarathy, Kelly Marcum, Jiankang Bu
-
Patent number: 9871510Abstract: A cascode switch circuit includes a normally-on device cascode coupled to a normally-of device between first and second terminals of the cascode switch circuit. A leakage clamp circuit is coupled between first and second terminals of the normally-off device. The leakage clamp circuit is coupled to clamp a voltage at an intermediate terminal between the normally-on device and the normally-off device at a threshold voltage level. The leakage clamp circuit is further coupled to clamp a voltage between the second terminal of the normally-on device and the control terminal of the normally-on device at the threshold voltage level to keep the normally-on device off when the normally-on device and the normally-off device are off.Type: GrantFiled: August 24, 2016Date of Patent: January 16, 2018Assignee: Power Integrations, Inc.Inventors: Hartley Horwitz, Sorin Georgescu, Kuo-Chang Robert Yang
-
Publication number: 20070228451Abstract: A non-volatile memory (NVM) system includes a plurality of NVM cells fabricated in a dual-well structure. Each NVM cell includes an access transistor and an NVM transistor, wherein the access transistor has a drain region that is continuous with a source region of the NVM transistor. The drain regions of each NVM transistor in a column of the array are commonly connected to a corresponding bit line. The control gates of each NVM transistor in a row of the array are commonly connected to a corresponding word line. The source regions of each of the access transistors in the array are commonly coupled. The NVM cells are programmed and erased without having to apply the high programming voltage VPP across the gate dielectric layers of the access transistors. As a result, the NVM cells can be scaled down to sub-0.35 micron geometries.Type: ApplicationFiled: March 30, 2006Publication date: October 4, 2007Applicant: Catalyst Semiconductor, Inc.Inventors: Sorin Georgescu, Adam Cosmin
-
Publication number: 20070222501Abstract: A charge pump provides a programmable multiplication factor for generating an output voltage. A first output voltage may be generated by connecting a first plurality of N capacitors in a first plurality of (N+1) configurations. A second output voltage may be generated by connecting a second plurality of M capacitors in a second plurality of M+1 configurations. The first plurality of N capacitors and the second plurality of M capacitors have one or more capacitors in common. The integers M and N may be equal, although this is not required. The first plurality of configurations is different than the second plurality of configurations, thereby providing different multiplication factors for the first and second pluralities of configurations. In one embodiment, the first plurality of (N+1) configurations results in an output voltage of about ¾× an input voltage.Type: ApplicationFiled: May 9, 2007Publication date: September 27, 2007Applicant: CATALYST SEMICONDUCTOR, INC.Inventors: Sorin Georgescu, Anthony Russell, Chris Bartholomeusz
-
Publication number: 20070194363Abstract: A charge pump provides a multiplication factor of ? by using a three-phase mode of operation. In a first mode, first and second capacitors are charged from an input voltage while a third capacitor drives the output voltage based on stored charge in the third capacitor. In a second mode, the output terminal is connected to the common node of the first and second capacitors. In a third mode, the voltage potential across the second capacitor is subtracted from the sum of the input voltage and the voltage potential across the first capacitor to generate the output voltage. Operated in this manner, the first, second, and third capacitors will provide the desired ?× voltage multiplication. This relatively low multiplication factor can be beneficial in applications requiring 2.5V and 1.8V supplies for integrated circuits, particularly where the input voltage is provided by a lithium battery.Type: ApplicationFiled: February 22, 2007Publication date: August 23, 2007Applicant: CATALYST SEMICONDUCTOR, INC.Inventors: Sorin Georgescu, Anthony Russell, Chris Bartholomeusz
-
Publication number: 20070096795Abstract: A charge pump provides a multiplication factor of 4/3 by using a three-phase mode of operation. In a first mode, first and second capacitors are charged from an input voltage while a third capacitor drives the output voltage based on stored charge in the third capacitor. In a second mode, the voltage potential across the first capacitor is added to the input voltage to generate the output voltage. In a third mode, the voltage potential across the first capacitor is subtracted from the sum of the input voltage and the voltage potential across the second capacitor to generate the output voltage. Operated in this manner, the first, second, and third capacitors will provide the desired 4/3× voltage multiplication. This relatively low multiplication factor can be beneficial in applications such as white LED driver circuits, particularly where the input voltage is provided by a battery.Type: ApplicationFiled: November 1, 2005Publication date: May 3, 2007Applicant: Catalyst Semiconductor, Inc.Inventors: Sorin Georgescu, Anthony Russell, Chris Bartholomeusz
-
Publication number: 20060049451Abstract: A nonvolatile memory integrated circuit arrayed in rows and columns is disclosed. Parallel lines of implant N-type regions are formed in a P-well of a semiconductor substrate, with lines of oxide material isolating each pair of the lines. Columns of memory cells straddle respective pairs of the implant region lines, with one line of the pair forming the source region and one line of the pair forming the drain region of each memory cell of the column. Each memory cell has a floating polysilicon storage gate. One of plural wordlines overlies each row of the memory cells. The portion of the wordline overlying each memory cells forms the control gate of the memory cell. Programming and erase operations occur by Fowler-Nordheim tunneling of electrons through a tunnel oxide layer between the floating gate and the source of the cell.Type: ApplicationFiled: October 27, 2005Publication date: March 9, 2006Applicant: Catalyst Semiconductor, Inc.Inventor: Sorin Georgescu
-
Publication number: 20060049450Abstract: A nonvolatile memory integrated circuit arrayed in rows and columns is disclosed. Parallel lines of implant N-type regions are formed in a P-well of a semiconductor substrate, with lines of oxide material isolating each pair of the lines. Columns of memory cells straddle respective pairs of the implant region lines, with one line of the pair forming the source region and one line of the pair forming the drain region of each memory cell of the column. Each memory cell has a floating polysilicon storage gate. One of plural wordlines overlies each row of the memory cells. The portion of the wordline overlying each memory cells forms the control gate of the memory cell. Programming and erase operations occur by Fowler-Nordheim tunneling of electrons through a tunnel oxide layer between the floating gate and the source of the cell.Type: ApplicationFiled: October 27, 2005Publication date: March 9, 2006Applicant: Catalyst Semiconductor, Inc.Inventor: Sorin Georgescu
-
Publication number: 20050270043Abstract: A digital potentiometer includes a string of impedance units in series. The string includes identical first and second sets of impedance units whose individual impedance values increment by a power of two. One of a plurality of switches is coupled in parallel with each respective impedance unit. The switches that are coupled to the first set of impedance units receive logical control signals complementary to logical control signals received by the respective switches coupled to the second set of impedance units, so that for every impedance unit of the first set that is bypassed (not bypassed), the identical impedance unit of the second set is not bypassed (bypassed). The string may include only the first and second sets of impedance units, or may include at least one third impedance unit in series with the first and second sets in a multi-stage design.Type: ApplicationFiled: June 2, 2004Publication date: December 8, 2005Applicant: Catalyst Semiconductor, Inc.Inventors: Radu Iacob, Sorin Georgescu, Charles Wojslaw, Toni Wojslaw