Patents by Inventor Stefano Gregori
Stefano Gregori has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11919834Abstract: The invention pertains to a multi-step process for making polyfunctional aromatic compounds comprising two phenyl rings bearing reactive groups susceptible of polycondensation reaction to provide polycondensed polymers, said method using economic raw materials, and possessing high selectivity and overall yield.Type: GrantFiled: May 5, 2020Date of Patent: March 5, 2024Assignee: SOLVAY SPECIALTY POLYMERS ITALY S.P.A.Inventors: Rahul Shingte, Debaki Ghosh, Letanzio Bragante, Manuel Gregori, Stefano Millefanti, Emanuela Antenucci, Joel Pollino
-
Patent number: 7716502Abstract: Flattening total current consumption of system having processing core and power supply input by current sensing within system at power supply input and controlling system current consumption such that system current is reduced if over reference current threshold, and increased if below reference current threshold. Inject additional current through digital injections cells working higher frequencies, by increasing switching activity, by increasing voltage supply to core, and by increasing operating frequency of processor core. Feedback signal indicates current consumption of system. Current consumption similarly decreased. Current sensed by mirroring input current inline with power supply input and compensating for voltage drop introduced by mirroring using opposing field effect transistors and maintaining outputs at same voltage through feedback control loop. Processor core may be general purpose processor core or cryptographic processor core. System may be system-on-chip or system-on-package.Type: GrantFiled: August 24, 2006Date of Patent: May 11, 2010Inventors: Radu Muresan, Stefano Gregori
-
Publication number: 20070076890Abstract: Flattening total current consumption of system having processing core and power supply input by current sensing within system at power supply input and controlling system current consumption such that system current is reduced if over reference current threshold, and increased if below reference current threshold. Inject additional current through digital injections cells working higher frequencies, by increasing switching activity, by increasing voltage supply to core, and by increasing operating frequency of processor core. Feedback signal indicates current consumption of system. Current consumption similarly decreased. Current sensed by mirroring input current inline with power supply input and compensating for voltage drop introduced by mirroring using opposing field effect transistors and maintaining outputs at same voltage through feedback control loop. Processor core may be general purpose processor core or cryptographic processor core. System may be system-on-chip or system-on-package.Type: ApplicationFiled: August 24, 2006Publication date: April 5, 2007Applicant: The University of GuelphInventors: Radu Muresan, Stefano Gregori
-
Patent number: 7047478Abstract: Described is an error control method for multilevel memory cells operating with a variable number of storage levels. The method includes: receiving a first information word having k input symbols each in a first base; converting the first information word into a second base by converting the input symbols into input symbols in the second base; encoding the converted first information word into a first codeword having k+n coded symbols in the second base; and writing the first codeword into the multilevel memory cells. The encoding step may include generating a generating matrix and multiplying the first information word by the generating matrix to produce the first codeword.Type: GrantFiled: November 2, 2001Date of Patent: May 16, 2006Assignee: STMicroelectronics S.r.l.Inventors: Stefano Gregori, Pietro Ferrari, Guido Torelli
-
Patent number: 6788579Abstract: A method for programming a nonvolatile memory cell envisages applying in succession, to the gate terminal of the memory cell, a first and a second programming pulse trains with pulse amplitude increasing in staircase fashion, in which the amplitude increment between one pulse and the next in the first programming pulse train is greater than the amplitude increment between one pulse and the next in the second programming pulse train. The programming method envisages applying, to the gate terminal of the memory cell and before the first programming pulse train, a third programming pulse train with pulse amplitude increasing in staircase fashion, in which the amplitude increment between one pulse and the next may be less than the amplitude increment in the first programming pulse train and substantially equal to the amplitude increment in the second programming pulse train, or else may be greater than the amplitude increment in the first programming pulse train.Type: GrantFiled: April 9, 2002Date of Patent: September 7, 2004Assignee: STMicroelectronics S.r.l.Inventors: Stefano Gregori, Rino Micheloni, Andrea Pierin, Osama Khouri, Guido Torelli
-
Patent number: 6674385Abstract: An analog-to-digital conversion method and device for a multilevel non-volatile memory device that includes a multilevel memory cell. The method comprises a first step of converting the most significant bits contained in the memory cell, followed by a second step of converting the least significant bits. The first step is completed within a time interval corresponding to the rise transient of the gate voltage, and the second step is initiated at the end of the transient. Also disclosed is a scheme for error control coding in multilevel Flash memories. The n bits stored in a single memory cell are organized in different “bit-layers”, which are independent from one another. Error correction is carried out separately for each bit-layer. The correction of any failure in a single memory cell is achieved by using a simple error control code providing single-bit correction, regardless of the number of bits stored in a single cell.Type: GrantFiled: January 29, 2002Date of Patent: January 6, 2004Assignee: STMicroelectronics S.r.l.Inventors: Rino Micheloni, Osama Khouri, Andrea Pierin, Stefano Gregori, Guido Torelli
-
Patent number: 6542404Abstract: A multilevel nonvolatile memory includes a supply line (28) supplying a supply voltage (VDD), a voltage boosting circuit (26) supplying a boosted voltage (Vp), higher than the supply voltage (VDD), a boosted line (30) connected to the voltage boosting circuit (26) and a reading circuit (25) including at least one comparator (35). The comparator (35) includes a first and a second input (35a, 35b), a first and a second output (45a, 45b), at least one amplification stage (40) connected to the boosted line (30), and a boosted line latch stage (41) connected to the supply line (28).Type: GrantFiled: October 4, 2001Date of Patent: April 1, 2003Assignee: STMicroelectronics S.r.l.Inventors: Andrea Pierin, Stefano Gregori, Rino Micheloni, Osama Khouri, Guido Torelli
-
Publication number: 20020196171Abstract: An analog-to-digital conversion method and device for a multilevel non-volatile memory devicethat includes a multilevel memory cell. The method comprises a first step of converting the most significant bits contained in the memory cell, followed by a second step of converting the least significant bits. The first step is completed within a time interval corresponding to the rise transient of the gate voltage, and the second step is initiated at the end of the transient. Also disclosed is a scheme for error control coding in multilevel Flash memories. The n bits stored in a single memory cell are organized in different “bit-layers”, which are independent from one another. Error correction is carried out separately for each bit-layer. The correction of any failure in a single memory cell is achieved by using a simple error control code providing single-bit correction, regardless of the number of bits stored in a single cell.Type: ApplicationFiled: January 29, 2002Publication date: December 26, 2002Applicant: STMicroelectronics S.r.l.Inventors: Rino Micheloni, Osama Khouri, Andrea Pierin, Stefano Gregori, Guido Torelli
-
Publication number: 20020191444Abstract: A method for programming a nonvolatile memory cell envisages applying in succession, to the gate terminal of the memory cell, a first and a second programming pulse trains with pulse amplitude increasing in staircase fashion, in which the amplitude increment between one pulse and the next in the first programming pulse train is greater than the amplitude increment between one pulse and the next in the second programming pulse train. The programming method envisages applying, to the gate terminal of the memory cell and before the first programming pulse train, a third programming pulse train with pulse amplitude increasing in staircase fashion, in which the amplitude increment between one pulse and the next may be less than the amplitude increment in the first programming pulse train and substantially equal to the amplitude increment in the second programming pulse train, or else may be greater than the amplitude increment in the first programming pulse train.Type: ApplicationFiled: April 9, 2002Publication date: December 19, 2002Applicant: STMicroelectronics S.r.I.Inventors: Stefano Gregori, Rino Micheloni, Andrea Pierin, Osama Khouri, Guido Torelli
-
Patent number: 6493268Abstract: A circuit device for performing hierarchic row decoding in semiconductor memory devices of the non-volatile type, which memory devices include an array of memory cells with column-ordered sectors, wherein each sector has a respective group of local wordlines linked to a main wordline. The circuit device includes a main wordline driver provided at each main wordline, and a local decoder provided at each local wordline. This circuit device further comprises, for each main wordline, a dedicated path connected between the main wordline and the local decoders of the associated local wordlines and connected to an external terminal arranged to receive a read/program voltage, the dedicated path enabling transfer of the read/program voltage to the local decoders.Type: GrantFiled: July 12, 2001Date of Patent: December 10, 2002Assignee: STMicroelectronics S.r.l.Inventors: Osama Khouri, Andrea Pierin, Rino Micheloni, Stefano Gregori, Guido Torelli, Miriam Sangalli
-
Patent number: 6480421Abstract: A circuit for reading a non-volatile memory cell has an output terminal for providing an output current, and a control terminal for receiving a voltage for controlling the output current. The reading circuit includes a feedback circuit which can be connected electrically to the output terminal and to the control terminal to generate the control voltage from a reference signal and from the output current. The feedback circuit also includes a current-amplification circuit having a first terminal for receiving a current-error signal derived from the reference signal and from the output current, and a second terminal for supplying an amplified current.Type: GrantFiled: October 25, 2001Date of Patent: November 12, 2002Assignee: STMicroelectronics S.r.l.Inventors: Khouri Osama, Stefano Gregori, Andrea Pierin, Rino Micheloni, Sergio Coronini, Guido Torelli
-
Publication number: 20020157059Abstract: Described herein is a method for constructing a multipurpose error-control code for multilevel memory cells operating with a variable number of storage levels, in particular for memory cells the storage levels of which can assume the values of the set {ba1, baaa2, . . . , ba1a2. . . ah}, with b, a1, . . . , ah positive integers; the error-control code encoding information words, formed by k q-ary symbols, i.e., belonging to an alphabet containing q different symbols, with q&egr;{ba1, ba1a2, . . . , ba1a2ah}, in corresponding code words formed by n q-ary symbols, with q=ba1a2ah, and having an error-correction capacity t, each code word being generated through an operation of multiplication between the corresponding information word and a generating matrix. The construction method comprises the steps of: acquiring the values of k, t, ba1, ba1a2, . . . , ba1a2. . .Type: ApplicationFiled: November 2, 2001Publication date: October 24, 2002Applicant: STMicroelectronics S.r.l.Inventors: Stefano Gregori, Pietro Ferrari, Guido Torelli
-
Publication number: 20020099988Abstract: A circuit for reading a non-volatile memory cell has an output terminal for providing an output current, and a control terminal for receiving a voltage for controlling the output current. The reading circuit includes a feedback circuit which can be connected electrically to the output terminal and to the control terminal to generate the control voltage from a reference signal and from the output current. The feedback circuit also includes a current-amplification circuit having a first terminal for receiving a current-error signal derived from the reference signal and from the output current, and a second terminal for supplying an amplified current.Type: ApplicationFiled: October 25, 2001Publication date: July 25, 2002Applicant: STMicroelectronics S.r.l.Inventors: Khouri Osama, Stefano Gregori, Andrea Pierin, Rino Micheloni, Sergio Coronini, Guido Torelli
-
Patent number: 6404273Abstract: A charge pump voltage booster circuit for generating, from a first voltage supplied at the input to the circuit, an output voltage with an absolute value that is higher than the first voltage, comprises at least one stage having a charge pass element and a charge storage capacitor with a first plate connected to an output of the charge pass element and a second plate controlled by a square-wave control signal of period varying between a reference voltage and the first voltage, supplied to the second plate of the capacitor by means of a driver circuit comprising a pull-up transistor and a pull-down transistor connected in series between the first voltage and the reference voltage. Means of overdriving at least one of the said transistors, either the pull-up transistor or the pull-down transistor, supply to the said at least one transistor a firing control voltage that has a higher absolute value than the first voltage.Type: GrantFiled: February 13, 2001Date of Patent: June 11, 2002Assignee: STMicroelectronics S.r.l.Inventors: Stefano Gregori, Osama Khouri, Andrea Pierin, Rino Micheloni, Guido Torelli, Dario Soltesz
-
Publication number: 20020050852Abstract: A charge pump voltage booster circuit for generating, from a first voltage supplied at the input to the circuit, an output voltage with an absolute value that is higher than the first voltage, comprises at least one stage having a charge pass element and a charge storage capacitor with a first plate connected to an output of the charge pass element and a second plate controlled by a square-wave control signal of period varying between a reference voltage and the first voltage, supplied to the second plate of the capacitor by means of a driver circuit comprising a pull-up transistor and a pull-down transistor connected in series between the first voltage and the reference voltage. Means of overdriving at least one of the said transistors, either the pull-up transistor or the pull-down transistor, supply to the said at least one transistor a firing control voltage that has a higher absolute value than the first voltage.Type: ApplicationFiled: February 13, 2001Publication date: May 2, 2002Inventors: Stefano Gregori, Osama Khouri, Andrea Pierin, Rino Micheloni, Guido Torelli, Dario Soltesz
-
Publication number: 20020048187Abstract: A multilevel nonvolatile memory includes a supply line supplying a supply voltage, a voltage boosting circuit supplying a boosted voltage, higher than the supply voltage, a boosted line connected to the voltage boosting circuit and a reading circuit including at least one comparator. The comparator includes a first and a second input, a first and a second output, at least one amplification stage connected to the boosted line, and a boosted line latch stage connected to the supply line.Type: ApplicationFiled: October 4, 2001Publication date: April 25, 2002Applicant: STMicroelectronics S.r.I.Inventors: Andrea Pierin, Stefano Gregori, Rino Micheloni, Osama Khouri, Guido Torelli