Patents by Inventor Stephen Arthur St. Onge
Stephen Arthur St. Onge has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6833299Abstract: A stacked Poly-Poly/MOS capacitor useful as a component in a BiCMOS device comprising a semiconductor substrate having a region of a first conductivity-type formed in a surface thereof; a gate oxide formed on said semiconductor substrate overlaying said region of first conductivity-type; a first polysilicon layer formed on at least said gate oxide layer, said first polysilicon layer being doped with an N or P-type dopant; a dielectric layer formed on said first polysilicon layer; and a second polysilicon layer formed on said dielectric layer, said second polysilicon layer being doped with the same or different dopant as the first polysilicon layer.Type: GrantFiled: November 12, 2002Date of Patent: December 21, 2004Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, James Stuart Dunn, Stephen Arthur St. Onge
-
Patent number: 6812545Abstract: An epitaxial base bipolar transistor comprising an epitaxial single crystal layer on a single crystal single substrate; a raised emitter on the semiconductor surface; a raised extrinsic base on the surface of the semiconductor substrate; an insulator between the raised emitter and the raised extrinsic base, wherein said insulator is a spacer; and a diffusion from the raised emitter and from the raised extrinsic base to provide an emitter diffusion and an extrinsic base diffusion in said single crystal substrate, wherein said emitter diffusion has an emitter diffusion junction depth, and wherein said emitter extends to said substrate surface and said base extends to said substrate surface, wherein said emitter to base surface height difference is less than 20% of said emitter junction depth is provided as well as methods for fabricating the same.Type: GrantFiled: April 29, 2003Date of Patent: November 2, 2004Assignee: International Business Machines CorporationInventors: James Stuart Dunn, David L. Harame, Jeffrey Bowman Johnson, Robb Allen Johnson, Louis DeWolf Lanzerotti, Stephen Arthur St. Onge
-
Publication number: 20030201517Abstract: An epitaxial base bipolar transistor comprising an epitaxial single crystal layer on a single crystal single substrate; a raised emitter on the semiconductor surface; a raised extrinsic base on the surface of the semiconductor substrate; an insulator between the raised emitter and the raised extrinsic base, wherein said insulator is a spacer; and a diffusion from the raised emitter and from the raised extrinsic base to provide an emitter diffusion and an extrinsic base diffusion in said single crystal substrate, wherein said emitter diffusion has an emitter diffusion junction depth, and wherein said emitter extends to said substrate surface and said base extends to..said substrate surface, wherein said emitter to base surface height difference is less than 20% of said emitter junction depth is provided as well as methods for fabricating the same.Type: ApplicationFiled: April 29, 2003Publication date: October 30, 2003Inventors: James Stuart Dunn, David L. Harame, Jeffrey Bowman Johnson, Robb Allen Johnson, Louis DeWolf Lanzerotti, Stephen Arthur St,. Onge
-
Patent number: 6635548Abstract: A method of forming an integrated circuit interconnect level capacitor is disclosed. In an exemplary embodiment, the method includes depositing a first insulator layer over an interconnect level surface of a semiconductor substrate having active devices. First and second conductive lines are formed in the first insulator layer, and the first insulator layer is etched to form a trench therein between the first and second conductive lines. A first conductive layer is deposited over the first and second conductive lines the said trench. A second insulator layer is deposited over the first conductive layer, and a second conductive layer is deposited over the second insulator layer. Then, a third conductive line is formed and disposed in the trench, the third conductive line overlying the second conductive barrier layer.Type: GrantFiled: October 26, 2001Date of Patent: October 21, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Nicholas Theodore Schmidt, Anthony K. Stamper, Stephen Arthur St. Onge, Steven Howard Voldman
-
Patent number: 6617220Abstract: An epitaxial base bipolar transistor including an epitaxial single crystal layer on a single crystal single substrate; a raised emitter on a portion of the single crystal layer; a raised extrinsic base on a surface of the semiconductor substrate; an insulator between the raised emitter and the raised extrinsic base, wherein the insulator is a spacer; and a diffusion from the raised emitter and from the raised extrinsic base to provide an emitter diffusion and an extrinsic base diffusion in the single crystal layer, wherein the emitter diffusion has an emitter diffusion junction depth.Type: GrantFiled: March 16, 2001Date of Patent: September 9, 2003Assignee: International Business Machines CorporationInventors: James Stuart Dunn, David L. Harame, Jeffrey Bowman Johnson, Robb Allen Johnson, Louis DeWolf Lanzerotti, Stephen Arthur St. Onge
-
Publication number: 20030092239Abstract: A stacked Poly-Poly/MOS capacitor useful as a component in a BiCMOS device comprising a semiconductor substrate having a region of a first conductivity-type formed in a surface thereof; a gate oxide formed on said semiconductor substrate overlaying said region of first conductivity-type; a first polysilicon layer formed on at least said gate oxide layer, said first polysilicon layer being doped with an N or P-type dopant; a dielectric layer formed on said first polysilicon layer; and a second polysilicon layer formed on said dielectric layer, said second polysilicon layer being doped with the same or different dopant as the first polysilicon layer.Type: ApplicationFiled: November 12, 2002Publication date: May 15, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas D. Coolbaugh, James Stuart Dunn, Stephen Arthur St. Onge
-
Patent number: 6507063Abstract: A stacked Poly-Poly/MOS capacitor useful as a component in a BiCMOS device comprising a semiconductor substrate having a region of a first conductivity-type formed in a surface thereof; a gate oxide formed on said semiconductor substrate overlaying said region of first conductivity-type; a first polysilicon layer formed on at least said gate oxide layer, said first polysilicon layer being doped with an N or P-type dopant; a dielectric layer formed on said first polysilicon layer; and a second polysilicon layer formed on said dielectric layer, said second polysilicon layer being doped with the same or different dopant as the first polysilicon layer.Type: GrantFiled: April 17, 2000Date of Patent: January 14, 2003Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, James Stuart Dunn, Stephen Arthur St. Onge
-
Publication number: 20020151150Abstract: A method of forming an integrated circuit interconnect level capacitor is disclosed. In an exemplary embodiment, the method includes depositing a first insulator layer over an interconnect level surface of a semiconductor substrate having active devices. First and second conductive lines are formed in the first insulator layer, and the first insulator layer is etched to form a trench therein between the first and second conductive lines. A first conductive layer is deposited over the first and second conductive lines the said trench. A second insulator layer is deposited over the first conductive layer, and a second conductive layer is deposited over the second insulator layer. Then, a third conductive line is formed and disposed in the trench, the third conductive line overlying the second conductive barrier layer.Type: ApplicationFiled: October 26, 2001Publication date: October 17, 2002Applicant: INTERNATIONAL BUSINESS MACHINESInventors: Kerry Bernstein, Nicholas Theodore Schmidt, Anthony K. Stamper, Stephen Arthur St. Onge, Steven Howard Voldman
-
Publication number: 20020132438Abstract: An epitaxial base bipolar transistor comprising an epitaxial single crystal layer on a single crystal single substrate; a raised emitter on the semiconductor surface; a raised extrinsic base on the surface of the semiconductor substrate; an insulator between the raised emitter and the raised extrinsic base, wherein said insulator is a spacer; and a diffusion from the raised emitter and from the raised extrinsic base to provide an emitter diffusion and an extrinsic base diffusion in said single crystal substrate, wherein said emitter diffusion has an emitter diffusion junction depth, and wherein said emitter extends to said substrate surface and said base extends to said substrate surface. wherein said emitter to base surface height difference is less than 20% of said emitter junction depth is provided as well as methods for fabricating the same.Type: ApplicationFiled: March 16, 2001Publication date: September 19, 2002Inventors: James Stuart Dunn, David L. Harame, Jeffrey Bowman Johnson, Robb Allen Johson, Louis Dewolf Lanzerotti, Stephen Arthur St. Onge
-
Patent number: 6440811Abstract: A method for fabricating a poly-poly capacitor integrated with a BiCMOS process which includes forming a lower plate electrode of a poly-poly capacitor during deposition of a gate electrode of a CMOS transistor; and forming an upper SiGe plate electrode during growth of a SiGe base region of a heterojunction bipolar transistor.Type: GrantFiled: December 21, 2000Date of Patent: August 27, 2002Assignee: International Business Machines CorporationInventors: Douglas Duane Coolbaugh, James Stuart Dunn, Stephen Arthur St. Onge
-
Patent number: 6420747Abstract: Reliable metal oxide semiconductor (MOS) devices which exhibit little or no oxide breakdown at the Rx edge during device biasing are provided. The improved reliability is obtained by forming a contact to the polysilicon top conductor over a substantially thicker portion of the dielectric region. A method of fabricating the improved CMOS devices is also disclosed herein.Type: GrantFiled: February 10, 1999Date of Patent: July 16, 2002Assignee: International Business Machines CorporationInventors: Douglas Duane Coolbaugh, James Stuart Dunn, Peter John Geiss, Douglas Brian Hershberger, Stephen Arthur St. Onge
-
Publication number: 20020089008Abstract: A stacked Poly-Poly/MOS capacitor useful as a component in a BiCMOS device comprising a semiconductor substrate having a region of a first conductivity-type formed in a surface thereof; a gate oxide formed on said semiconductor substrate overlaying said region of first conductivity-type; a first polysilicon layer formed on at least said gate oxide layer, said first polysilicon layer being doped with an N or P-type dopant; a dielectric layer formed on said first polysilicon layer; and a second polysilicon layer formed on said dielectric layer, said second polysilicon layer being doped with the same or different dopant as the first polysilicon layer.Type: ApplicationFiled: April 17, 2000Publication date: July 11, 2002Inventors: Douglas D. Coolbaugh, James Stuart Dunn, Stephen Arthur St. Onge
-
Patent number: 6384468Abstract: An integrated circuit interconnect level capacitor is disclosed. In an exemplary embodiment, the capacitor includes a first insulator layer overlying an interconnect level surface of a semiconductor substrate having active devices. First and second conductive lines are provided in the first insulator layer and are separated by a trench defined by the first insulator layer and by sidewalls of the first and second conductive lines. A first conductive barrier layer overlies and connects the first and second conductive lines, and a second insulator layer overlies the first conductive barrier layer. A second conductive barrier layer overlies the second insulator layer, and a third conductive line is disposed in the trench and overlies the second conductive barrier layer.Type: GrantFiled: February 7, 2000Date of Patent: May 7, 2002Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Nicholas Theodore Schmidt, Anthony K. Stamper, Stephen Arthur St. Onge, Steven Howard Voldman
-
Publication number: 20020017693Abstract: Reliable metal oxide semiconductor (MOS) devices which exhibit little or no oxide breakdown at the Rx edge during device biasing are provided. The improved reliability is obtained by forming a contact to the polysilicon top conductor over a substantially thicker portion of the dielectric region. A method of fabricating the improved CMOS devices is also disclosed herein.Type: ApplicationFiled: February 10, 1999Publication date: February 14, 2002Inventors: DOUGLAS DUANE COOLBAUGH, JAMES STUART DUNN, PETER JOHN GEISS, DOUGLAS BRIAN HERSHBERGER, STEPHEN ARTHUR ST. ONGE