Patents by Inventor Subbayya Chowdary Yanamadala
Subbayya Chowdary Yanamadala has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11550965Abstract: Analytics processing circuitry can include a data scavenger and a data analyzer coupled to receive the data from the data scavenger. The data scavenger collects data from at least one element of interest of a plurality of elements of interest of an IC. The data analyzer identifies patterns in the data from the data scavenger over a time frame or for a snapshot of time based on a predefined metric. The analytics processing circuitry can further include a moderator and a risk predictor. The risk predictor generates a risk assessment regarding whether the data collected by the data scavenger is indicative of normal behavior or abnormal behavior based at least on the output of the data analyzer and a behavioral model for the IC, which can be device and application specific. A threat response can be performed based on the risk assessment.Type: GrantFiled: April 22, 2020Date of Patent: January 10, 2023Assignee: ARM LIMITEDInventors: Subbayya Chowdary Yanamadala, Jeremy Patrick Dubeuf, Carl Wayne Vineyard, Matthias Lothar Boettcher, Hugo John Martin Vincent, Shidhartha Das
-
Patent number: 11526646Abstract: A power planning phase module, a placement phase module, and a routing phase module are provided that can replace, supplement, or enhance existing electronic design automation (EDA) software tools. The power planning phase module adds distributed power sources and a network of switching elements to the power frame or ring assigned to regions of a chip (that may be identified during a floor planning stage). The placement phase module optimizes a number and type of cells attached to each power source of the distributed power sources already added or to be added during the power planning phase. The routing phase module optimizes routing length to, for example, mask power consumption.Type: GrantFiled: November 13, 2020Date of Patent: December 13, 2022Assignee: CHAOLOGIX, INC.Inventors: Subbayya Chowdary Yanamadala, Daniel F. Yannette, Brent Arnold Myers
-
Patent number: 11232196Abstract: A computing device can include a comparator coupled to an I/O pin of the computing device; a storage unit coupled to the comparator; and a counter coupled to receive an output of the comparator, an output of the counter being coupled to a computation engine to provide a limit-exceeded signal to the computation engine, wherein the counter comprises a volatile counter and a nonvolatile storage, wherein the nonvolatile storage stores a bit for each top volatile count number of events identified by the volatile counter. The computing device can further include a backup power source coupled to the volatile counter; and readout circuitry and control logic coupled to the volatile counter and to the nonvolatile storage, the readout circuitry and control logic being configured to control operations of the volatile counter during an error event and determine a total number of events. The computing device can be a smart card.Type: GrantFiled: May 10, 2019Date of Patent: January 25, 2022Assignee: ARM LIMITEDInventors: Carl Wayne Vineyard, Christopher Neal Hinds, Subbayya Chowdary Yanamadala, Asaf Shen
-
Patent number: 11182234Abstract: A system for tracking events of interest can include at least one volatile counter; a nonvolatile storage coupled to the at least one volatile counter, the nonvolatile storage storing a bit for each top volatile count number of events identified by the at least one volatile counter; a backup power source coupled to the at least one volatile counter; and readout circuitry and control logic coupled to the one or more of the at least one volatile counter and to the nonvolatile storage, the readout circuitry and control logic being configured to control operations of the at least one volatile counter during an error event and determine a total number of events.Type: GrantFiled: May 10, 2019Date of Patent: November 23, 2021Assignee: ARM LIMITEDInventors: Asaf Shen, Subbayya Chowdary Yanamadala
-
Publication number: 20210334415Abstract: Analytics processing circuitry can include a data scavenger and a data analyzer coupled to receive the data from the data scavenger. The data scavenger collects data from at least one element of interest of a plurality of elements of interest of an IC. The data analyzer identifies patterns in the data from the data scavenger over a time frame or for a snapshot of time based on a predefined metric. The analytics processing circuitry can further include a moderator and a risk predictor. The risk predictor generates a risk assessment regarding whether the data collected by the data scavenger is indicative of normal behavior or abnormal behavior based at least on the output of the data analyzer and a behavioral model for the IC, which can be device and application specific. A threat response can be performed based on the risk assessment.Type: ApplicationFiled: April 22, 2020Publication date: October 28, 2021Inventors: Subbayya Chowdary YANAMADALA, Jeremy Patrick DUBEUF, Carl Wayne VINEYARD, Matthias Lothar BOETTCHER, Hugo John Martin VINCENT, Shidhartha DAS
-
Publication number: 20210334373Abstract: A moderator system that can receive outputs of various stages of the security analytic framework and can receive input from external sources to provide information about emerging styles of attacks. One or more models/behavioral profiles can be curated by the moderator system, and the moderator system can provide updates to components of the security analytics framework.Type: ApplicationFiled: April 22, 2020Publication date: October 28, 2021Inventors: Subbayya Chowdary YANAMADALA, Jeremy Patrick DUBEUF, Carl Wayne VINEYARD, Matthias Lothar BOETTCHER, Hugo John Martin VINCENT, Shidhartha DAS
-
Patent number: 11128449Abstract: The described cipher system includes a bits of some randomness (BOSR) reservoir; a first multiplexer circuit that receives a BOSR key, a functional key, and a first control signal for selection between the BOSR key and the functional key; a second multiplexer circuit that receives a BOSR state, a functional state, and a second control signal for selection between the BOSR state and the functional state; a block cipher logic circuit that receives the outputs from the first and second multiplexer circuits and a functional input. The block cipher outputs bits into either the BOSR reservoir or as a functional output according to a third control signal. The cipher system includes a control logic block that outputs the first control signal, second control signal, and third control signal and controls whether a clock cycle of the block cipher logic circuit is used for a BOSR operation or a functional operation.Type: GrantFiled: May 10, 2019Date of Patent: September 21, 2021Assignee: ARM LIMITEDInventors: Asaf Shen, Subbayya Chowdary Yanamadala
-
Patent number: 11119840Abstract: A system for tracking events of interest can include at least one volatile counter; a nonvolatile storage coupled to the at least one volatile counter, the nonvolatile storage storing a bit for each top volatile count number of events identified by the at least one volatile counter; a backup power source coupled to the at least one volatile counter; and readout circuitry and control logic coupled to the one or more of the at least one volatile counter and to the nonvolatile storage, the readout circuitry and control logic being configured to control operations of the at least one volatile counter during an error event and determine a total number of events.Type: GrantFiled: May 10, 2019Date of Patent: September 14, 2021Assignee: ARM LIMITEDInventors: Asaf Shen, Subbayya Chowdary Yanamadala
-
Patent number: 11082202Abstract: A system with fault injection attack detection can include a circuit block; at least one independent power network; a detector coupled to the at least one independent power network to detect a change in a power characteristic of the independent power network; and sensors coupled to the at least one independent power network and located in an active layer of a chip with the circuit block. The sensors are responsive to at least one type of fault injection attack. In some cases, the sensors can be inverters.Type: GrantFiled: June 1, 2018Date of Patent: August 3, 2021Assignee: ARM LIMITEDInventors: Subbayya Chowdary Yanamadala, Mikael Yves Marie Rien, Anish Dhanekula, Roma Rudra
-
Patent number: 11043102Abstract: An electronic system can include a charge storage device controllably connected to a voltage source; a protected circuit block controllably connected to the charge storage device for receiving a voltage supply from the charge storage device, the protected circuit block operating via an operating clock signal; a voltage detector coupled to the voltage supply of the protected circuit block; a comparator coupled to an output of the voltage detector; and a countermeasure processor coupled to receive an alert signal from an output of the comparator. The voltage at the voltage supply is related to the frequency of the operating clock and a frequency manipulation attack is detected by monitoring a difference between the voltage supply and a comparison voltage.Type: GrantFiled: January 10, 2019Date of Patent: June 22, 2021Assignee: ARM LIMITEDInventors: Subbayya Chowdary Yanamadala, Mikael Yves Marie Rien
-
Publication number: 20210165877Abstract: An electronic system can include a charge storage device controllably connected to a voltage source; a protected circuit block controllably connected to the charge storage device for receiving a voltage supply from the charge storage device, the protected circuit block operating via an operating clock signal; a voltage detector coupled to the voltage supply of the protected circuit block; a comparator coupled to an output of the voltage detector; and a countermeasure processor coupled to receive an alert signal from an output of the comparator. The voltage at the voltage supply is related to the frequency of the operating clock and a frequency manipulation attack is detected by monitoring a difference between the voltage supply and a comparison voltage.Type: ApplicationFiled: January 10, 2019Publication date: June 3, 2021Inventors: Subbayya Chowdary YANAMADALA, Mikael Yves Marie RIEN
-
Patent number: 11022637Abstract: A sensor system includes a sensor having a charge storage device controllably connected to a voltage source under control of a signal under test; and a readout circuit coupled to the charge storage device to determine whether the pulse width of the signal under test has changed greater than a threshold amount according to a voltage at the charge storage device. In some cases, the determination of whether the pulse width of the signal under test has changed includes determining whether the voltage satisfies a condition with respect to a comparison voltage. In some cases, the determination of whether the pulse width of the signal under test has changed is based on a propagation delay through a delay chain, where the propagation delay is dependent on the voltage.Type: GrantFiled: January 10, 2019Date of Patent: June 1, 2021Assignee: ARM LIMITEDInventors: Subbayya Chowdary Yanamadala, Mikael Yves Marie Rien
-
Patent number: 10964649Abstract: A system with tamper detection can include at least one ring oscillator and a detection circuit coupled to the at least one ring oscillator to detect change in frequency greater than a tolerance. Each ring oscillator can include a plurality of inverters where at least one intermediate node coupling an output of one of the plurality of inverters and an input to another of the plurality of inverters is a sensing node of a plurality of sensing nodes for the system. Outputs from two or more ring oscillators can be compared and a signal to initiate a countermeasure response can be generated when the outputs have a difference greater than a tolerance value.Type: GrantFiled: August 3, 2018Date of Patent: March 30, 2021Assignee: ARM LIMITEDInventors: Subbayya Chowdary Yanamadala, Mikael Yves Marie Rien
-
Patent number: 10955864Abstract: A configurable charge storage network and control system provide a context-aware power network for a system including a circuit, the power network coupled to the circuit to provide a core voltage to the circuit; and a context-based controller that monitors a supply voltage level of a power supply, monitors a core voltage level of the core voltage, and monitors activity of the circuit to derive an activity level of the circuit; and based on the activity level of the circuit, adjusts a capacitance of the power network or charging parameters associated with the power network to correspond to a power requirement associated with the activity level.Type: GrantFiled: March 6, 2018Date of Patent: March 23, 2021Assignee: ARM LIMITEDInventor: Subbayya Chowdary Yanamadala
-
Publication number: 20210064809Abstract: A power planning phase module, a placement phase module, and a routing phase module are provided that can replace, supplement, or enhance existing electronic design automation (EDA) software tools. The power planning phase module adds distributed power sources and a network of switching elements to the power frame or ring assigned to regions of a chip (that may be identified during a floor planning stage). The placement phase module optimizes a number and type of cells attached to each power source of the distributed power sources already added or to be added during the power planning phase. The routing phase module optimizes routing length to, for example, mask power consumption.Type: ApplicationFiled: November 13, 2020Publication date: March 4, 2021Inventors: Subbayya Chowdary YANAMADALA, Daniel F. YANNETTE, Brent Arnold MYERS
-
Patent number: 10860771Abstract: A power planning phase module, a placement phase module, and a routing phase module are provided that can replace, supplement, or enhance existing electronic design automation (EDA) software tools. The power planning phase module adds distributed power sources and a network of switching elements to the power frame or ring assigned to regions of a chip (that may be identified during a floor planning stage). The placement phase module optimizes a number and type of cells attached to each power source of the distributed power sources already added or to be added during the power planning phase. The routing phase module optimizes routing length to, for example, mask power consumption.Type: GrantFiled: February 7, 2017Date of Patent: December 8, 2020Assignee: CHAOLOGIX, INC.Inventors: Subbayya Chowdary Yanamadala, Daniel F. Yannette, Brent Arnold Myers
-
Publication number: 20200356434Abstract: A system for tracking events of interest can include at least one volatile counter; a nonvolatile storage coupled to the at least one volatile counter, the nonvolatile storage storing a bit for each top volatile count number of events identified by the at least one volatile counter; a backup power source coupled to the at least one volatile counter; and readout circuitry and control logic coupled to the one or more of the at least one volatile counter and to the nonvolatile storage, the readout circuitry and control logic being configured to control operations of the at least one volatile counter during an error event and determine a total number of events.Type: ApplicationFiled: May 10, 2019Publication date: November 12, 2020Inventors: Asaf SHEN, Subbayya Chowdary YANAMADALA
-
Publication number: 20200358605Abstract: The described cipher system includes a bits of some randomness (BOSR) reservoir; a first multiplexer circuit that receives a BOSR key, a functional key, and a first control signal for selection between the BOSR key and the functional key; a second multiplexer circuit that receives a BOSR state, a functional state, and a second control signal for selection between the BOSR state and the functional state; a block cipher logic circuit that receives the outputs from the first and second multiplexer circuits and a functional input. The block cipher outputs bits into either the BOSR reservoir or as a functional output according to a third control signal. The cipher system includes a control logic block that outputs the first control signal, second control signal, and third control signal and controls whether a clock cycle of the block cipher logic circuit is used for a BOSR operation or a functional operation.Type: ApplicationFiled: May 10, 2019Publication date: November 12, 2020Inventors: Asaf SHEN, Subbayya Chowdary YANAMADALA
-
Publication number: 20200349295Abstract: Various embodiments of the present invention relates generally to an integrated circuit, and more particularly, to systems, devices and methods of incorporating a tamper detection countermeasure into a security ASIC to deter physical attacks. The tamper detection countermeasure architects an active mesh to cover a sensitive area in the security ASIC. A plurality of time-varying random numbers is generated by a random number generator (RNG), and the active mesh is driven and configured according to these random numbers. During tamper detection cycles, the active mesh is monitored with respect to the plurality of random numbers that is directly provided by the RNG. Upon a tampering attempt, a flag signal is generated and used to initialize subsequent anti-tampering actions. The active mesh may be controlled and monitored based on time-varying codes, and therefore, an adversary may not easily bypass the active mesh and attack the sensitive area.Type: ApplicationFiled: May 30, 2020Publication date: November 5, 2020Applicant: Maxim Integrated Products, Inc.Inventors: Subbayya Chowdary Yanamadala, Anish Dhanekula
-
Patent number: 10770410Abstract: A system with circuit alteration detection can include a shield in at least one metal layer over an integrated circuit, and a detector coupled to the shield to detect a change in impedance characteristics of one or more shield lines of the shield due to physical alteration of the shield. The shield lines can be arranged in one or more metal layers and cover an area with shape arrangements such as parallel lines and serpentines. The detector can include one or more comparators to detect a difference in impedance of more than a tolerance value. An appropriate countermeasure response can be initiated upon detection of the difference in impedance.Type: GrantFiled: August 3, 2018Date of Patent: September 8, 2020Assignee: ARM LIMITEDInventors: Mikael Yves Marie Rien, Subbayya Chowdary Yanamadala