Patents by Inventor Sudhanva Gurumurthi
Sudhanva Gurumurthi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170371743Abstract: A system and method for protecting memory instructions against faults are described. The system and method include converting the slave instructions to dummy operations, modifying memory arbiter to issue up to N master and N slave global/shared memory instructions per cycle, sending master memory requests to memory system, using slave requests for error checking, entering master requests to the GM/LM FIFO, storing slave requests in a register, and comparing the entered master requests with the stored slave requests.Type: ApplicationFiled: June 22, 2016Publication date: December 28, 2017Applicant: Advanced Micro Devices, Inc.Inventors: John Kalamatianos, Michael Mantor, Sudhanva Gurumurthi
-
Publication number: 20160335064Abstract: A method, a system, and a non-transitory computer readable medium for generating application code to be executed on an active storage device are presented. The parts of an application that can be executed on the active storage device are determined. The parts of the application that will not be executed on the active storage device are converted into code to be executed on a host device. The parts of the application that will be executed on the active storage device are converted into code of an instruction set architecture of a processor in the active storage device.Type: ApplicationFiled: May 12, 2015Publication date: November 17, 2016Applicant: Advanced Micro Devices, Inc.Inventors: Shuai Che, Sudhanva Gurumurthi, Michael W. Boyer
-
Patent number: 9448933Abstract: In the described embodiments, a processor core (e.g., a GPU core) receives a section of program code to be executed in a transaction from another entity in a computing device. The processor core sends the section of program code to one or more compute units in the processor core to be executed in a first transaction and concurrently executed in a second transaction, thereby creating a “redundant transaction pair.” When the first transaction and the second transaction are completed, the processor core compares a read-set of the first transaction to a read-set of the second transaction and compares a write-set of the first transaction to a write-set of the second transaction. When the read-sets and the write-sets match and no transactional error condition has occurred, the processor core allows results from the first transaction to be committed to an architectural state of the computing device.Type: GrantFiled: August 29, 2013Date of Patent: September 20, 2016Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Sudhanva Gurumurthi, Vilas Sridharan
-
Patent number: 9367372Abstract: A system, method and computer program product to execute a first and a second work-item, and compare the signature variable of the first work-item to the signature variable of the second work-item. The first and the second work-items are mapped to an identifier via software. This mapping ensures that the first and second work-items execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-items independently, the underlying computation of the first and second work-item can be verified. Moreover, system performance is not substantially affected because the execution results of the first and second work-items are compared only at specified comparison points.Type: GrantFiled: June 18, 2013Date of Patent: June 14, 2016Assignee: Advanced Micro Devices, Inc.Inventors: Alexander Lyashevsky, Sudhanva Gurumurthi, Vilas Sridharan
-
Patent number: 9292418Abstract: The described embodiments include a program code testing system that determines the vulnerability of multi-threaded program code to soft errors. For multi-threaded program code, two to more threads from the program code may access shared architectural structures while the program code is being executed. The program code testing system determines accesses of architectural structures made by the two or more threads of the multi-threaded program code and uses the determined accesses to determine a time for which the program code is exposed to soft errors. From this time, the program code testing system determines a vulnerability of the program code to soft errors.Type: GrantFiled: April 30, 2014Date of Patent: March 22, 2016Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Vilas Sridharan, Mark E. Wilkening, Sudhanva Gurumurthi
-
Patent number: 9274904Abstract: A system, method and computer program product to execute a first and a second work-group, and compare the signature variables of the first work-group to the signature variables of the second work-group via a synchronization mechanism. The first and the second work-group are mapped to an identifier via software. This mapping ensures that the first and second work-groups execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-groups independently, the underlying computation of the first and second work-groups can be verified. Moreover, system performance is not substantially affected because the execution results of the first and second work-groups are compared only at specified comparison points.Type: GrantFiled: June 18, 2013Date of Patent: March 1, 2016Assignee: Advanced Micro Devices, Inc.Inventors: Alexander Lyashevsky, Sudhanva Gurumurthi, Vilas Sridharan
-
Patent number: 9047192Abstract: A system and method for optimizing redundant output verification, are provided. A hardware-based store fingerprint buffer receives multiple instances of output from multiple instances of computation. The store fingerprint buffer generates a signature from the content included in the multiple instances of output. When a barrier is reached, the store fingerprint buffer uses the signature to verify the content is error-free.Type: GrantFiled: December 21, 2012Date of Patent: June 2, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Vilas Sridharan, Sudhanva Gurumurthi
-
Patent number: 9026847Abstract: A system and method for verifying computation output using computer hardware are provided. Instances of computation are generated and processed on hardware-based processors. As instances of computation are processed, each instance of computation receives a load accessible to other instances of computation. Instances of output are generated by processing the instances of computation. The instances of output are verified against each other in a hardware based processor to ensure accuracy of the output.Type: GrantFiled: December 21, 2012Date of Patent: May 5, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Vilas Sridharan, Sudhanva Gurumurthi
-
Publication number: 20150067278Abstract: In the described embodiments, a processor core (e.g., a GPU core) receives a section of program code to be executed in a transaction from another entity in a computing device. The processor core sends the section of program code to one or more compute units in the processor core to be executed in a first transaction and concurrently executed in a second transaction, thereby creating a “redundant transaction pair.” When the first transaction and the second transaction are completed, the processor core compares a read-set of the first transaction to a read-set of the second transaction and compares a write-set of the first transaction to a write-set of the second transaction. When the read-sets and the write-sets match and no transactional error condition has occurred, the processor core allows results from the first transaction to be committed to an architectural state of the computing device.Type: ApplicationFiled: August 29, 2013Publication date: March 5, 2015Applicant: Advanced Micro Devices, Inc.Inventors: Sudhanva Gurumurthi, Vilas Sridharan
-
Publication number: 20140368513Abstract: A system, method and computer program product to execute a first and a second work-item, and compare the signature variable of the first work-item to the signature variable of the second work-item. The first and the second work-items are mapped to an identifier via software. This mapping ensures that the first and second work-items execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-items independently, the underlying computation of the first and second work-item can be verified. Moreover, system performance is not substantially affected because the execution results of the first and second work-items are compared only at specified comparison points.Type: ApplicationFiled: June 18, 2013Publication date: December 18, 2014Inventors: Alexander Lyashevsky, Sudhanva Gurumurthi, Vilas Sridharan
-
Publication number: 20140373028Abstract: A system, method and computer program product to execute a first and a second work-group, and compare the signature variables of the first work-group to the signature variables of the second work-group via a synchronization mechanism. The first and the second work-group are mapped to an identifier via software. This mapping ensures that the first and second work-groups execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-groups independently, the underlying computation of the first and second work-groups can be verified. Moreover, system performance is not substantially affected because the execution results of the first and second work-groups are compared only at specified comparison points.Type: ApplicationFiled: June 18, 2013Publication date: December 18, 2014Inventors: Alexander Lyashevsky, Sudhanva Gurumurthi, Vilas Sridharan
-
Publication number: 20140331207Abstract: The described embodiments include a program code testing system that determines the vulnerability of multi-threaded program code to soft errors. For multi-threaded program code, two to more threads from the program code may access shared architectural structures while the program code is being executed. The program code testing system determines accesses of architectural structures made by the two or more threads of the multi-threaded program code and uses the determined accesses to determine a time for which the program code is exposed to soft errors. From this time, the program code testing system determines a vulnerability of the program code to soft errors.Type: ApplicationFiled: April 30, 2014Publication date: November 6, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Vilas Sridharan, Mark E. Wilkening, Sudhanva Gurumurthi
-
Publication number: 20140181594Abstract: A system and method for optimizing redundant output verification, are provided. A hardware-based store fingerprint buffer receives multiple instances of output from multiple instances of computation. The store fingerprint buffer generates a signature from the content included in the multiple instances of output. When a barrier is reached, the store fingerprint buffer uses the signature to verify the content is error-free.Type: ApplicationFiled: December 21, 2012Publication date: June 26, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Vilas SRIDHARAN, Sudhanva Gurumurthi
-
Publication number: 20140181587Abstract: A system and method for verifying computation output using computer hardware are provided. Instances of computation are generated and processed on hardware-based processors. As instances of computation are processed, each instance of computation receives a load accessible to other instances of computation. Instances of output are generated by processing the instances of computation. The instances of output are verified against each other in a hardware based processor to ensure accuracy of the output.Type: ApplicationFiled: December 21, 2012Publication date: June 26, 2014Applicant: Advabced Micro Devices, Inc.Inventors: Vilas SRIDHARAN, Sudhanva Gurumurthi
-
Publication number: 20110047618Abstract: A method, system, and computer program product for detecting malware from outside the host operating system using a disk, virtual machine, or combination of the two. The method, system, and computer program product detects malware at the disk level while computer files in the host operating system are in actual program execution by identifying characteristic malware properties and behaviors associated with the disk requests made. The malware properties and behaviors are identified by using rules that can reliably detect file-infecting viruses. The method, system, and computer program product also uses the disk processor to provide accelerated scanning of virus signatures, which substantially decreases overhead incurred on the host operating system by existing malware detection techniques. In the event that malware is detected, the method, system, and computer program product can respond by limiting the negative effects caused by the malware and help the system recover to its normal state.Type: ApplicationFiled: October 18, 2007Publication date: February 24, 2011Applicant: UNIVERSITY OF VIRGINIA PATENT FOUNDATIONInventors: David E. Evans, Adrienne P. Felt, Nathanael R. Paul, Sudhanva Gurumurthi
-
Patent number: 7475321Abstract: In one embodiment, the present invention includes a system, which may be a multiprocessor system having multiple nodes, each with a processor and a cache. The system may include a directory stored in a memory that includes entries having coherency information. At least one of the nodes may be configured to detect an error in an entry of the directory based on a coherency protocol and a state of a status indicator and presence vector of the entry, and without the storage of error correction or parity information in the entry. In some embodiments, the node may correct the error using state information obtained from other nodes.Type: GrantFiled: December 29, 2004Date of Patent: January 6, 2009Assignee: Intel CorporationInventors: Sudhanva Gurumurthi, Arijit Biswas, Joel S. Emer, Shubhendu S. Mukherjee
-
Publication number: 20060156155Abstract: In one embodiment, the present invention includes a system, which may be a multiprocessor system having multiple nodes, each with a processor and a cache. The system may include a directory stored in a memory that includes entries having coherency information. At least one of the nodes may be configured to detect an error in an entry of the directory based on a coherency protocol. In some embodiments, the node may correct the error using state information obtained from other nodes. Other embodiments are described and claimed.Type: ApplicationFiled: December 29, 2004Publication date: July 13, 2006Inventors: Sudhanva Gurumurthi, Arijit Biswas, Joel Emer, Shubhendu Mukherjee