Patents by Inventor Suk Su Bae
Suk Su Bae has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240074049Abstract: A printed circuit board includes: an insulating layer; first and second pads respectively disposed on an upper surface of the insulating layer; and a solder resist layer disposed on the upper surface of the insulating layer, and having first and second openings at least partially exposing the first and second pads, respectively, wherein the solder resist layer contacts a side surface of the first pad, and the solder resist layer is spaced apart from the second pad.Type: ApplicationFiled: February 24, 2023Publication date: February 29, 2024Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Tae Kyun Bae, Hwan Su Yoo, Suk Chang Hong
-
Patent number: 7176058Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises conductive layers with a designated depth formed on an upper and a lower surfaces of a chip, and electrode surfaces formed on the same side surfaces of the conductive layers, which are connected to corresponding connection pads of a printed circuit board. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: GrantFiled: November 16, 2004Date of Patent: February 13, 2007Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Patent number: 7071570Abstract: A chip scale package has an insulating layer formed on the upper surface of a chip provided with a plurality of terminals on its one surface, a plurality of conductive layers formed on the insulating layer and spaced from each other by a designated distance so as to be connected to each of a plurality of the terminals, and a plurality of electrode surface layers formed on each of the upper surfaces of a plurality of the conductive layers.Type: GrantFiled: June 30, 2004Date of Patent: July 4, 2006Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Patent number: 6841416Abstract: A method of fabricating a chip scale package includes: preparing a wafer including a plurality of chips; forming an insulating layer on the upper surface of the wafer except in areas of two upper terminals of each chip; forming an upper conductive layer on the insulating layer so as to be connected to the upper terminals of the chips; forming a lower conductive layer on the lower surface of the wafer so as to be connected to a lower terminals of each chip; first dicing the wafer so that one side of the chip scale package is formed; forming electrode surfaces on side surfaces of the upper and the lower conductive layers which are defined by the side of the chip scale package formed in the first dicing step; dividing the upper conductive layer of each chip into two areas each connected to one of the two upper terminals; and second dicing the wafer into package units.Type: GrantFiled: December 27, 2002Date of Patent: January 11, 2005Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Patent number: 6815257Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises an insulating layer formed on the upper surface of a chip provided with a plurality of terminals on its one surface, a plurality of conductive layers formed on the insulating layer and spaced from each other by a designated distance so as to be connected to each of a plurality of the terminals, and a plurality of electrode surfaces formed on each of the upper surfaces of a plurality of the conductive layers. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: GrantFiled: December 27, 2002Date of Patent: November 9, 2004Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Publication number: 20030173577Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises an insulating layer formed on the upper surface of a chip provided with a plurality of terminals on its one surface, a plurality of conductive layers formed on the insulating layer and spaced from each other by a designated distance so as to be connected to each of a plurality of the terminals, and a plurality of electrode surfaces formed on each of the upper surfaces of a plurality of the conductive layers. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: ApplicationFiled: December 27, 2002Publication date: September 18, 2003Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Publication number: 20030174482Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises conductive layers with a designated depth formed on an upper and a lower surfaces of a chip, and electrode surfaces formed on the same side surfaces of the conductive layers, which are connected to corresponding connection pads of a printed circuit board. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: ApplicationFiled: December 27, 2002Publication date: September 18, 2003Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Publication number: 20030176015Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises a first and a second conductive layers formed on insulating layer and spaced from each other by a designated distance so as to be connected to each of two terminals, a third conductive layer formed on the second surface of the chip so as to be connected to the terminal of the second surface of the chip, and electrode surfaces formed on each of designated side surfaces of the first, the second, and the third conductive layers. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: ApplicationFiled: December 27, 2002Publication date: September 18, 2003Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae