Patents by Inventor Sumeet Mathur
Sumeet Mathur has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9607275Abstract: A method for scheduling an information technology (IT) project includes receiving a project request at an interface and determining one or more tasks associated with the project request. The method also includes identifying one or more hardware components coupled to a network operable to perform each of the one or more tasks and retrieving a schedule for each of the identified hardware components. The method further includes selecting a hardware component to perform each of the one or more tasks scheduling each of the selected hardware components to perform each of the one or more tasks.Type: GrantFiled: April 28, 2009Date of Patent: March 28, 2017Assignee: CA, Inc.Inventors: Kiran P. Diwakar, Sumeet Mathur
-
Patent number: 8648646Abstract: An electrical system for generating arbitrary voltage waveform includes a power supply unit for providing a supply voltage to the electrical system. One or more charge pumps are in electrical communication with the power supply unit. Each charge pump generates a voltage. The electrical system also includes a plurality of switches, a first switch among the plurality of switches coupled between a ground and an output terminal, other switches among the plurality of switches coupled between the one or more charge pumps and the output terminal. A control circuit is in electrical communication with the power supply unit, the plurality of switches and the one or more charge pumps, and is operable to control the voltage generated by the each charge pump and the plurality of switches. Voltages from the one or more charge pumps additively result in a variable output voltage that generates an arbitrary voltage waveform.Type: GrantFiled: November 22, 2011Date of Patent: February 11, 2014Inventors: Anand Mohan, Sumeet Mathur
-
Publication number: 20130127522Abstract: An electrical system for generating arbitrary voltage waveform includes a power supply unit for providing a supply voltage to the electrical system. One or more charge pumps are in electrical communication with the power supply unit. Each charge pump generates a voltage. The electrical system also includes a plurality of switches, a first switch among the plurality of switches coupled between a ground and an output terminal, other switches among the plurality of switches coupled between the one or more charge pumps and the output terminal. A control circuit is in electrical communication with the power supply unit, the plurality of switches and the one or more charge pumps, and is operable to control the voltage generated by the each charge pump and the plurality of switches. Voltages from the one or more charge pumps additively result in a variable output voltage that generates an arbitrary voltage waveform.Type: ApplicationFiled: November 22, 2011Publication date: May 23, 2013Applicant: Cosmic Circuits Private LimitedInventors: Anand Mohan, Sumeet Mathur
-
Patent number: 8370472Abstract: A method for efficient machine selection for job provisioning includes receiving a job request to perform a job using an unspecified server machine and determining one or more job criteria needed to perform the job from the job request. The method further includes providing a list of one or more server machines potentially operable to perform the job. For each server machine on the list of one or more server machines, a utilization value, one or more job criteria satisfaction values, and an overall suitability value are determined. The overall suitability value for each server machine is determined from the one or more job criteria satisfaction values and the utilization value, and may include a numeric degree to which each server machine is suitable for performing the job. Furthermore, the overall suitability value for each server machine may be included on a list of one or more overall suitability values.Type: GrantFiled: September 2, 2008Date of Patent: February 5, 2013Assignee: CA, Inc.Inventors: Kiran Prakash Diwakar, Sumeet Mathur
-
Patent number: 8305911Abstract: A method for identifying disruptions using network and systems data includes receiving resource utilization information for a network component at a first time and receiving resource utilization information for the network component at a second time. The method also includes identifying a resource utilization pattern for the network component, predicting a resource utilization for the network component at a third time based on the resource utilization pattern, and determining whether the predicted resource utilization will breach a utilization threshold for the network component.Type: GrantFiled: April 28, 2009Date of Patent: November 6, 2012Assignee: CA, Inc.Inventors: Kiran P. Diwakar, Sumeet Mathur
-
Capacitor based digital to analog converter layout design for high speed analog to digital converter
Patent number: 8149152Abstract: A method and system for capacitor based digital to analog converter design layout for high speed analog to digital converter are provided. The method includes arranging a plurality of metal plates to form the capacitor. Each of the plurality of metal plates includes a driven plate and a common plate. The method also includes generating a plurality of interconnects in the common plate and extending the driven plate over the plurality of interconnects. Further, the method includes shielding the common plate by the driven plate. The system includes an analog to digital converter. The analog to digital converter also includes capacitor based digital to analog converter and digital logic for controlling digital operations in the analog to digital converter. The capacitor based digital to analog converter includes a plurality of capacitors, and a comparator for comparing the analog output from the digital to analog converter with a ground potential.Type: GrantFiled: March 23, 2010Date of Patent: April 3, 2012Assignee: Cosmic Circuits Private LimitedInventors: Venkatesh Teeka Srinivasa Shetty, Govind Kulkarni, Srinivasan Chakravarthy, Sumeet Mathur -
Patent number: 8106706Abstract: A method for biasing a MOS transistor includes AC coupling an input signal from an amplifier stage to a gate of the MOS transistor. The method includes connecting a pair of diodes in an opposing parallel configuration to a bias transistor and a current source. Further, the method includes generating a DC bias voltage through the bias transistor and the current source. The method also includes clamping the voltage at drain of the bias transistor to a fixed voltage by a clamping circuit. Further, the method includes coupling the DC bias voltage to the gate of the MOS transistor through the pair of diodes.Type: GrantFiled: May 9, 2009Date of Patent: January 31, 2012Assignee: Cosmic Circuits Private LimitedInventors: Prakash Easwaran, Prasenjit Bhowmik, Sumeet Mathur
-
Patent number: 7868688Abstract: A current filter circuit is provided. The current filter circuit comprises a source transistor comprising a drain, a gate, and a source. The source of the source transistor is coupled to a reference voltage terminal, the gate of the source transistor is coupled to the gate of a mirror transistor, and the drain of the source transistor is coupled to a reference current source. The mirror transistor comprises a drain, a gate, and a source. The source of the mirror transistor is coupled to the reference voltage terminal, the gate is coupled to the gate of the source transistor, and the drain is coupled to a load. The current filter circuit comprises a low pass filter for filtering noise. The current filter circuit also comprises an impedance reduction circuit coupled to the drain of the mirror transistor for reducing bandwidth of the current filter circuit.Type: GrantFiled: May 9, 2009Date of Patent: January 11, 2011Assignee: Cosmic Circuits Private LimitedInventors: Prakash Easwaran, Prasenjit Bhowmik, Sumeet Mathur
-
Publication number: 20100271956Abstract: A method for identifying disruptions using network and systems data includes receiving resource utilization information for a network component at a first time and receiving resource utilization information for the network component at a second time. The method also includes identifying a resource utilization pattern for the network component, predicting a resource utilization for the network component at a third time based on the resource utilization pattern, and determining whether the predicted resource utilization will breach a utilization threshold for the network component.Type: ApplicationFiled: April 28, 2009Publication date: October 28, 2010Applicant: Computer Associates Think, Inc.Inventors: Kiran P. Diwakar, Sumeet Mathur
-
Publication number: 20100274621Abstract: A method for scheduling an information technology (IT) project includes receiving a project request at an interface and determining one or more tasks associated with the project request. The method also includes identifying one or more hardware components coupled to a network operable to perform each of the one or more tasks and retrieving a schedule for each of the identified hardware components. The method further includes selecting a hardware component to perform each of the one or more tasks scheduling each of the selected hardware components to perform each of the one or more tasks.Type: ApplicationFiled: April 28, 2009Publication date: October 28, 2010Applicant: Computer Associates Think, Inc.Inventors: Kiran P. Diwakar, Sumeet Mathur
-
CAPACITOR BASED DIGITAL TO ANALOG CONVERTER LAYOUT DESIGN FOR HIGH SPEED ANALOG TO DIGITAL CONVERTER
Publication number: 20100253563Abstract: A method and system for capacitor based digital to analog converter design layout for high speed analog to digital converter are provided. The method includes arranging a plurality of metal plates to form the capacitor. Each of the plurality of metal plates includes a driven plate and a common plate. The method also includes generating a plurality of interconnects in the common plate and extending the driven plate over the plurality of interconnects. Further, the method includes shielding the common plate by the driven plate. The system includes an analog to digital converter. The analog to digital converter also includes capacitor based digital to analog converter and digital logic for controlling digital operations in the analog to digital converter. The capacitor based digital to analog converter includes a plurality of capacitors, and a comparator for comparing the analog output from the digital to analog converter with a ground potential.Type: ApplicationFiled: March 23, 2010Publication date: October 7, 2010Applicant: Cosmic Circuits Private LimitedInventors: Venkatesh Teeka Srinivasa SHETTY, Govind Kulkarni, Srinivasan Chakravarthy, Sumeet Mathur -
Publication number: 20100164606Abstract: A method for biasing a MOS transistor includes AC coupling an input signal from an amplifier stage to a gate of the MOS transistor. The method includes connecting a pair of diodes in an opposing parallel configuration to a bias transistor and a current source. Further, the method includes generating a DC bias voltage through the bias transistor and the current source. The method also includes clamping the voltage at drain of the bias transistor to a fixed voltage by a clamping circuit. Further, the method includes coupling the DC bias voltage to the gate of the MOS transistor through the pair of diodes.Type: ApplicationFiled: May 9, 2009Publication date: July 1, 2010Applicant: COSMIC CIRCUITS PRIVATE LIMITEDInventors: Prakash EASWARAN, Prasenjit BHOWMIK, Sumeet MATHUR
-
Publication number: 20100164611Abstract: A current filter circuit is provided. The current filter circuit comprises a source transistor comprising a drain, a gate, and a source. The source of the source transistor is coupled to a reference voltage terminal, the gate of the source transistor is coupled to the gate of a mirror transistor, and the drain of the source transistor is coupled to a reference current source. The mirror transistor comprises a drain, a gate, and a source. The source of the mirror transistor is coupled to the reference voltage terminal, the gate is coupled to the gate of the source transistor, and the drain is coupled to a load. The current filter circuit comprises a low pass filter for filtering noise. The current filter circuit also comprises an impedance reduction circuit coupled to the drain of the mirror transistor for reducing bandwidth of the current filter circuit.Type: ApplicationFiled: May 9, 2009Publication date: July 1, 2010Applicant: COSMIC CIRCUITS PRIVATE LIMITEDInventors: Prakash EASWARAN, Prasenjit BHOWMIK, Sumeet MATHUR
-
Patent number: 7724042Abstract: An input signal to be sampled by a sample and hold circuit is amplified separately by two amplifiers. The output of the first amplifier is provided to a boost circuit to maintain the impedance of a sampling switch contained in a signal dependent boost switch substantially constant. The output of the second amplifier is sampled via the sampling switch, and the sample is stored in a storage element. The second amplifier drives a reduced load, and may be implemented as a low bandwidth, low power amplifier to reduce overall power consumption.Type: GrantFiled: July 6, 2007Date of Patent: May 25, 2010Assignee: Texas Instruments IncorporatedInventors: Sumeet Mathur, Ankit Seedher, Preetam Charan Anand Tadeparthy
-
Publication number: 20100058349Abstract: A method for efficient machine selection for job provisioning includes receiving a job request to perform a job using an unspecified server machine and determining one or more job criteria needed to perform the job from the job request. The method further includes providing a list of one or more server machines potentially operable to perform the job. For each server machine on the list of one or more server machines, a utilization value, one or more job criteria satisfaction values, and an overall suitability value are determined. The overall suitability value for each server machine is determined from the one or more job criteria satisfaction values and the utilization value, and may include a numeric degree to which each server machine is suitable for performing the job. Furthermore, the overall suitability value for each server machine may be included on a list of one or more overall suitability values.Type: ApplicationFiled: September 2, 2008Publication date: March 4, 2010Applicant: Computer Associates Think, Inc.Inventors: Kiran Prakash Diwakar, Sumeet Mathur
-
Patent number: 7629910Abstract: Methods and apparatus to control current steering digital to analog converters are described herein. In one example, a digital to analog converter includes a first unit cell including a positive output and a negative output, wherein the positive output of the first unit cell and the negative output of the first unit cell comprise substantially equal magnitudes and wherein the positive and negative outputs of the first unit cell are substantially one hundred eighty degrees out of phase; and a second unit cell including a positive output and a negative output, wherein the positive output of the second unit cell is substantially zero when the negative output of the second unit cell is non-zero.Type: GrantFiled: September 29, 2007Date of Patent: December 8, 2009Assignee: Texas Instruments IncorporatedInventors: Sriram Ramadoss, Sumeet Mathur
-
Publication number: 20090009219Abstract: An input signal to be sampled by a sample and hold circuit is amplified separately by two amplifiers. The output of the first amplifier is provided to a boost circuit to maintain the impedance of a sampling switch contained in a signal dependent boost switch substantially constant. The output of the second amplifier is sampled via the sampling switch, and the sample is stored in a storage element. The second amplifier drives a reduced load, and may be implemented as a low bandwidth, low power amplifier to reduce overall power consumption.Type: ApplicationFiled: July 6, 2007Publication date: January 8, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Sumeet Mathur, Ankit Seedher, Preetam Charan Anand Tadeparthy
-
Publication number: 20080272949Abstract: Methods and apparatus to control current steering digital to analog converters are described herein. In one example, a digital to analog converter includes a first unit cell including a positive output and a negative output, wherein the positive output of the first unit cell and the negative output of the first unit cell comprise substantially equal magnitudes and wherein the positive and negative outputs of the first unit cell are substantially one hundred eighty degrees out of phase; and a second unit cell including a positive output and a negative output, wherein the positive output of the second unit cell is substantially zero when the negative output of the second unit cell is non-zero.Type: ApplicationFiled: September 29, 2007Publication date: November 6, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Sriram Ramadoss, Sumeet Mathur
-
Patent number: 7002506Abstract: A pipeline ADC implemented with both general charge redistribution stages and flip-around charge redistribution stages. Using the flip-around charge redistribution stages leads to reduced power/area consumption, but could lead to accumulation and propagation of errors. general charge redistribution stages are used to control/contain the errors. As a result, the ADC is implemented to achieve an acceptable bit error and power efficiency combination. According to another aspect of the present invention, the first stage is implemented as a flip-around charge redistribution stage (in combination with general charge redistribution stages in subsequent stages) since there is no accumulation of error from prior stages, and implementing the first stage as a flip-around charge redistribution stage gives maximum advantages in power efficiency.Type: GrantFiled: December 23, 2004Date of Patent: February 21, 2006Assignee: Texas Instruments IncorporatedInventors: Preetam Charan Anand Tadeparthy, Jomy G Joy, Gaurav Chandra, Sumeet Mathur
-
Patent number: 6611163Abstract: An offset compensated comparator 70 has capacitors 80 and 81 coupled directly between the inputs of a preamplifier 78 and the outputs of a previous stage amplifier 62. The comparator 70 also includes additional capacitors 82 and 83 coupled between the inputs of the preamplifier 78 and reference voltage nodes VREFP and VREFM. Switches 73 and 74 are coupled between the additional capacitors 82 and 83 and the reference voltage nodes VREFP and VREFM. An additional switch 72 is coupled between the additional capacitors 82 and 83. In this configuration, there are no series sampling switches between the previous stage amplifier 62 and the comparator 70. Eliminating the series switches reduces the load seen by the previous stage amplifier 62, which allows the previous stage amplifier 62 to have a faster settling time. This allows the current in the previous stage amplifier 62 to be decreased which reduces the power consumption.Type: GrantFiled: March 20, 2002Date of Patent: August 26, 2003Assignee: Texas Instruments IncorporatedInventors: Subhashish Mukherjee, Sourja Ray, Sumeet Mathur