Patents by Inventor Suming Lai

Suming Lai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20230375641
    Abstract: A method includes connecting an output of a switched capacitor converter to a battery, the switched capacitor converter comprising a first switch, a second switch, a third switch and an upper circuit connected in series, and a flying capacitor connected between a common node of the first switch and the second switch, and a common node of the third switch and the upper circuit, in a first short circuit testing step, determining whether the third switch is shorted by comparing a voltage on the common node of the third switch and the upper circuit with a first predetermined voltage reference, and in a second short circuit testing step, determining whether the first switch and the second switch are shorted by comparing a voltage on the common node of the first switch and the second switch with a second predetermined voltage reference and a third predetermined voltage reference, respectively.
    Type: Application
    Filed: August 3, 2023
    Publication date: November 23, 2023
    Applicant: Halo Microelectronics International
    Inventors: Suming Lai, Kenneth Chung-Yin Kwok, Kien Chan Vi, Anan Xiang, Songnan Yang
  • Patent number: 11740300
    Abstract: A method includes connecting an input voltage bus of a switched capacitor converter to a power source through a load switch, in a first short circuit testing step, determining whether the load switch or a second switch is shorted by comparing a voltage on the input voltage bus with a first predetermined voltage reference, after passing the first short circuit testing step, in a second short circuit testing step, determining whether a first switch or a fourth switch is shorted by comparing a voltage on the common node of the third switch and the fourth switch with a second predetermined voltage reference, and after passing the second short circuit testing step, in a third short circuit testing step, determining whether a third switch is shorted by comparing the voltage on the common node of the third switch and the fourth switch with a third predetermined voltage reference.
    Type: Grant
    Filed: September 24, 2021
    Date of Patent: August 29, 2023
    Assignee: Halo Microelectronics International
    Inventors: Suming Lai, Kenneth Chung-Yin Kwok, Kien Chan Vi
  • Publication number: 20230044360
    Abstract: An apparatus includes a first drain/source region and a second drain/source region surrounded by an isolation ring formed over a substrate, the isolation ring formed being configured to be floating, and a first diode connected between the substrate and the isolation ring, wherein the first diode is a Schottky diode.
    Type: Application
    Filed: August 4, 2021
    Publication date: February 9, 2023
    Inventors: Lijie Zhao, Kenneth Chung-Yin Kwok, Suming Lai, Zhao Fang
  • Publication number: 20230015792
    Abstract: Gate Drive Apparatus and Control Method for Switched Capacitor Converter A power converter includes a plurality of power switches connected in series between a system ground and an input voltage bus, wherein an upper power switch located between the input voltage bus and an output terminal of the power converter, and immediately adjacent to the output terminal of the power converter is configured as an isolation switch including two back-to-back connected diodes and a bulk terminal, and wherein a connection of the bulk terminal is reconfigurable, and a driver configured to drive the upper power switch immediately adjacent to the output terminal of the power converter.
    Type: Application
    Filed: September 20, 2022
    Publication date: January 19, 2023
    Inventors: Suming Lai, Kenneth Chung-Yin Kwok
  • Patent number: 11482919
    Abstract: An apparatus includes a first gate drive transistor and a second gate drive transistor connected in series, a common node of the first gate drive transistor and the second gate drive transistor connected to a gate of a power switch, the second gate drive transistor configured as a bulk switch having a bulk terminal connected to a bulk terminal of the power switch, a first auxiliary transistor connected between the bulk terminal and a source of the power switch, a second auxiliary transistor coupled between the gate of the power switch and a system ground, and a third auxiliary transistor coupled between a logic control ground and the system ground, wherein the second auxiliary transistor and the third auxiliary transistor are configured to pull the gate of the power switch and the logic control ground down to the system ground in response to a turn off of the apparatus.
    Type: Grant
    Filed: March 22, 2021
    Date of Patent: October 25, 2022
    Assignee: Halo Microelectronics International
    Inventors: Suming Lai, Kenneth Chung-Yin Kwok
  • Patent number: 11381161
    Abstract: An example method includes controlling a switching order of a plurality of power switches. The power switches are coupled to a flying capacitor and include parasitic bipolar transistors susceptible to the voltage overstress in response to excess stray inductance of the flying capacitor. The method further includes, in response to the controlled switching order, converting an input voltage of a first voltage level to an output voltage of a second voltage level while mitigating the voltage overstress of the parasitic bipolar transistors of the plurality of power switches.
    Type: Grant
    Filed: April 16, 2020
    Date of Patent: July 5, 2022
    Assignee: NXP B.V.
    Inventors: Suming Lai, Kenneth Chung Yin Kwok, Fuchun Zhan
  • Publication number: 20220131456
    Abstract: An apparatus includes a first gate drive transistor and a second gate drive transistor connected in series, a common node of the first gate drive transistor and the second gate drive transistor connected to a gate of a power switch, the second gate drive transistor configured as a bulk switch having a bulk terminal connected to a bulk terminal of the power switch, a first auxiliary transistor connected between the bulk terminal and a source of the power switch, a second auxiliary transistor coupled between the gate of the power switch and a system ground, and a third auxiliary transistor coupled between a logic control ground and the system ground, wherein the second auxiliary transistor and the third auxiliary transistor are configured to pull the gate of the power switch and the logic control ground down to the system ground in response to a turn off of the apparatus.
    Type: Application
    Filed: March 22, 2021
    Publication date: April 28, 2022
    Inventors: Suming Lai, Kenneth Chung-Yin Kwok
  • Publication number: 20220128632
    Abstract: A method includes connecting an input voltage bus of a switched capacitor converter to a power source through a load switch, in a first short circuit testing step, determining whether the load switch or a second switch is shorted by comparing a voltage on the input voltage bus with a first predetermined voltage reference, after passing the first short circuit testing step, in a second short circuit testing step, determining whether a first switch or a fourth switch is shorted by comparing a voltage on the common node of the third switch and the fourth switch with a second predetermined voltage reference, and after passing the second short circuit testing step, in a third short circuit testing step, determining whether a third switch is shorted by comparing the voltage on the common node of the third switch and the fourth switch with a third predetermined voltage reference.
    Type: Application
    Filed: September 24, 2021
    Publication date: April 28, 2022
    Inventors: Suming Lai, Kenneth Chung-Yin Kwok, Kien Chan Vi
  • Publication number: 20210257907
    Abstract: An example method includes controlling a switching order of a plurality of power switches. The power switches are coupled to a flying capacitor and include parasitic bipolar transistors susceptible to the voltage overstress in response to excess stray inductance of the flying capacitor. The method further includes, in response to the controlled switching order, converting an input voltage of a first voltage level to an output voltage of a second voltage level while mitigating the voltage overstress of the parasitic bipolar transistors of the plurality of power switches.
    Type: Application
    Filed: April 16, 2020
    Publication date: August 19, 2021
    Inventors: Suming Lai, Kenneth Chung Yin Kwok, Fuchun Zhan
  • Patent number: 10826482
    Abstract: Aspects of the present disclosure are directed to circuitry to control a gate voltage. As may be implemented in accordance with one or more embodiments, a voltage level is controlled for a field effect transistor (FET) having a floating gate and a target operating voltage above which the FET would be overcharged and around which the FET has a nominal operating range. Pulse circuitry is configured to apply energy to the floating gate in pulses, in operation the applied energy being pulsed low relative to the gate's target operating voltage, and then being changed by adjusting successive pulses until the gate reaches the target operating voltage. A feedback circuit samples a voltage level of, and enables the pulse circuitry to apply pulsed energy to, the floating gate for directing operation of the FET based on the target operating voltage in the nominal operating range.
    Type: Grant
    Filed: April 16, 2020
    Date of Patent: November 3, 2020
    Assignee: NXP B.V.
    Inventors: Kenneth Chung Yin Kwok, Suming Lai, Xuechu Li, Fuchun Zhan, Jian Qing