Patents by Inventor Tadamasa Toma

Tadamasa Toma has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240137521
    Abstract: An encoding method of generating a first bitstream to be merged with a second bitstream. The encoding method includes: determining a first adaptive loop filter (ALF) setting that is a setting of an ALF for a first subpicture to be encoded into the first bitstream; encoding first ALF setting information indicating the first ALF setting into the first bitstream; and encoding the first subpicture into the first bitstream according to the first ALF setting, in which, in the determining of the first ALF setting, an ALF setting that does not refer to an adaption parameter set (APS) index referred to in the second bitstream is determined as the first ALF setting.
    Type: Application
    Filed: December 26, 2023
    Publication date: April 25, 2024
    Inventors: Virginie Drugeon, Kiyofumi Abe, Takahiro Nishi, Tadamasa Toma
  • Publication number: 20240137514
    Abstract: An encoder includes circuitry and memory. In both of a first type of residual coding where an orthogonal transform is applied and a second type of residual coding where the orthogonal transform is skipped, wherein when a restriction on a number of CABAC processes allows CABAC coding of a set of coefficient information flags, the circuitry: encodes the coefficient information flags by CABAC; and otherwise, the circuitry: skips the CABAC encoding of the coefficient information flags; and the circuitry encodes a remainder value of the coefficient with Golomb-Rice code when the coefficient information flags are encoded; and otherwise the circuitry encodes a value of the coefficient with the Golomb-Rice code, wherein in the second type of residual coding, the circuitry encodes absolute value flags each relating to an absolute value of the coefficient after encoding the coefficient information flags and before encoding the remainder value of the coefficient.
    Type: Application
    Filed: January 3, 2024
    Publication date: April 25, 2024
    Inventors: Yusuke KATO, Takahiro NISHI, Tadamasa TOMA, Kiyofumi ABE
  • Patent number: 11968378
    Abstract: An encoder includes circuitry and memory connected to the circuitry. In operation, the circuitry: derives a correction parameter using only a neighboring reconstructed image that neighbors a processing unit which has a determined size and is located at an upper left of a current block to be processed in an image, among neighboring reconstructed images that neighbor the current block, and performs correction processing of the current block based on the correction parameter derived, when the current block has a size larger than the determined size.
    Type: Grant
    Filed: November 28, 2022
    Date of Patent: April 23, 2024
    Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
    Inventors: Kiyofumi Abe, Takahiro Nishi, Tadamasa Toma
  • Patent number: 11968404
    Abstract: A data generation method is for generating video data that covers a second luminance dynamic range wider than a first luminance dynamic range and has reproduction compatibility with a first device that does not support reproduction of video having the second luminance dynamic range and supports reproduction of video having the first luminance dynamic range, and includes: generating a video signal to be included in the video data using a second OETF; storing, into VUI in the video data, first transfer function information for identifying a first OETF to be referred to by the first device when the first device decodes the video data; and storing, into SEI in the video data, second transfer function information for identifying a second OETF to be referred to by a second device supporting reproduction of video having the second luminance dynamic range when the second device decodes the video data.
    Type: Grant
    Filed: May 31, 2023
    Date of Patent: April 23, 2024
    Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
    Inventors: Virginie Drugeon, Takahiro Nishi, Tadamasa Toma
  • Patent number: 11968470
    Abstract: A display system includes a conversion apparatus converting video luminance including a luminance value in a first luminance range and a display apparatus connected thereto and displaying the video. The conversion apparatus includes a first acquisition unit, a first luminance converter, a second luminance converter, a quantization converter, and an output unit outputting a third luminance signal to the display apparatus.
    Type: Grant
    Filed: February 28, 2022
    Date of Patent: April 23, 2024
    Assignee: Panasonic Intellectual Property Management Co., Ltd.
    Inventors: Kengo Terada, Masayuki Kozuka, Takahiro Nishi, Tadamasa Toma
  • Publication number: 20240129516
    Abstract: A decoder that decodes a current block using a motion vector includes: a processor; and memory. Using the memory, the processor: derives a first candidate vector from one or more candidate vectors of one or more neighboring blocks that neighbor the current block; determines, in a first reference picture for the current block, a first adjacent region that includes a position indicated by the first candidate vector; calculates evaluation values of a plurality of candidate regions included in the first adjacent region; and determines a first motion vector of the current block, based on a first candidate region having a smallest evaluation value among the evaluation values. The first adjacent region is included in a first motion estimation region determined based on the position indicated by the first candidate vector.
    Type: Application
    Filed: December 20, 2023
    Publication date: April 18, 2024
    Inventors: Takashi HASHIMOTO, Takahiro NISHI, Tadamasa TOMA, Kiyofumi ABE, Ryuichi KANOH
  • Publication number: 20240129523
    Abstract: An encoder includes circuitry and memory. Using the memory, the circuitry, in operation, selects an encoding mode from among candidates including a decoder-side motion vector refinement (DMVR) encoding mode and a partition encoding mode. When the DMVR encoding mode is selected, the circuitry: obtains a first motion vector for a first image block; derives a second motion vector from the first motion vector using motion search; and generates a prediction image for the first image block using the second motion vector. When the partition encoding mode is selected, the circuitry: determines a plurality of partitions in a second image block; obtains a third motion vector for each partition; and generates a prediction image for the second image block using the third motion vector, without deriving a fourth motion vector from the third motion vector using motion search.
    Type: Application
    Filed: December 19, 2023
    Publication date: April 18, 2024
    Inventors: Kiyofumi ABE, Takahiro NISHI, Tadamasa TOMA, Ryuichi KANOH, Chong Soon LIM, Ru Ling LIAO, Hai Wei SUN, Sughosh Pavan SHASHIDHAR, Han Boon TEO, Jing Ya LI
  • Patent number: 11959740
    Abstract: A three-dimensional data creation method for use in a vehicle including a sensor and a data receiver that transmits and receives three-dimensional data to and from an external device. The three-dimensional data creation method includes: creating second three-dimensional data based on information detected by the sensor and first three-dimensional data received by the data receiver; and transmitting, to the external device, third three-dimensional data that is part of the second three-dimensional data.
    Type: Grant
    Filed: March 12, 2019
    Date of Patent: April 16, 2024
    Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
    Inventors: Takahiro Nishi, Tadamasa Toma, Toshiyasu Sugio, Toru Matsunobu, Satoshi Yoshikawa, Tatsuya Koyama
  • Patent number: 11962632
    Abstract: A transmission method includes: generating a frame for transfer which stores one or more first internet protocol (IP) packets storing content, and one or more second IP packets each including reference clock information which indicates a time for a playback of the content; and transmitting the generated frame through broadcasting. In the generating, header compression is performed on the one or more first IP packets and the header compression is not performed on the one or more second IP packets.
    Type: Grant
    Filed: April 27, 2021
    Date of Patent: April 16, 2024
    Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
    Inventors: Noritaka Iguchi, Tadamasa Toma
  • Patent number: 11962804
    Abstract: An encoder capable of properly handling an image to be encoded or decoded includes processing circuitry and memory connected to the processing circuitry. Using the memory, the processing circuitry: obtains parameters including at least one of (i) one or more parameters related to a first process for correcting distortion in an image captured with a wide angle lens and (ii) one or more parameters related to a second process for stitching a plurality of images; generates an encoded image by encoding a current image to be processed that is based on the image or the plurality of images; and writes the parameters into a bitstream including the encoded image.
    Type: Grant
    Filed: July 12, 2021
    Date of Patent: April 16, 2024
    Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
    Inventors: Chong Soon Lim, Han Boon Teo, Takahiro Nishi, Tadamasa Toma, Ru Ling Liao, Sughosh Pavan Shashidhar, Hai Wei Sun
  • Publication number: 20240119569
    Abstract: An input interface acquires a first distance image including a plurality of pixels, each of the plurality of pixels indicating a distance value from an image capture device to each point of an object. An image divider divides the first distance image into a plurality of pixel groups based on the distance values of the pixels, such that each of the plurality of pixel groups includes pixels having distance values falling within one of a plurality of distance intervals different from each other. A noise filter individually processes the plurality of pixel groups using a plurality of filter parameters different for the plurality of pixel groups, to reduce noises in the plurality of pixel groups. An image combiner combines the plurality of pixel groups processed by the noise filter, with each other, to generate a second distance image.
    Type: Application
    Filed: December 16, 2023
    Publication date: April 11, 2024
    Applicant: Panasonic Intellectual Property Management Co., Ltd.
    Inventors: Yuzuru NAKAMURA, Tadamasa TOMA, Sotaro TSUKIZAWA
  • Publication number: 20240121384
    Abstract: An encoder includes circuitry and memory connected to the circuitry. The circuitry: derives an absolute value of a sum of horizontal gradient values; derives, as a first parameter, the total sum of the absolute values of horizontal gradient values; derives, as a second parameter, the total sum of the absolute values of vertical gradient values; derives a horizontal-related pixel difference value; derives, as a third parameter, the total sum of the absolute values of horizontal-related pixel difference values; derives a vertical-related pixel difference value; derives, as a fourth parameter, the total sum of the absolute values of vertical-related pixel difference values; and generates a prediction image using the first to fourth parameters.
    Type: Application
    Filed: December 14, 2023
    Publication date: April 11, 2024
    Inventors: Jing Ya LI, Ru Ling Liao, Chong Soon Lim, Han Boon Teo, Hai Wei Sun, Che Wei Kuo, Kiyofumi Abe, Takahiro Nishi, Tadamasa Toma
  • Patent number: 11956466
    Abstract: An encoder includes circuitry and memory connected to the circuitry. In operation, the circuitry: stores MV information and correction processing information into a FIFO buffer for an HMVP mode in association, the MV information being derived for a processed block and correction processing information being related to correction processing of a prediction image of the processed block; registers, in a prediction candidate list for a merge mode, one or more prediction candidates each being a combination of MV information and correction processing information, the prediction candidates including a prediction candidate which is a combination of the motion vector information and the correction processing information stored in the FIFO buffer; and selects a prediction candidate from the prediction candidate list when a current block is to be processed in the merge mode, and performs correction processing of a prediction image of the current block, based on the correction processing information.
    Type: Grant
    Filed: May 23, 2023
    Date of Patent: April 9, 2024
    Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
    Inventors: Kiyofumi Abe, Takahiro Nishi, Tadamasa Toma
  • Patent number: 11956467
    Abstract: An encoder, when sub-block encoding is to be performed, determines a plurality of sub-blocks in a first image block, the plurality of sub-blocks including a first sub-block, determines a first motion vector for the first sub-block by referring to a first candidate list, performs first inter prediction processing on the first sub-block using the first motion vector, and encodes the first image block using a result of the first inter prediction processing. When partition encoding is to be performed, the encoder, in operation, determines a plurality of partitions in a second image block, the plurality of partitions including a first partition, determines a second motion vector for the first partition by referring to a second candidate list, performs second inter prediction processing on the first partition using the second motion vector, and encodes the second image block using a result of the second inter prediction processing.
    Type: Grant
    Filed: September 8, 2021
    Date of Patent: April 9, 2024
    Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
    Inventors: Kiyofumi Abe, Takahiro Nishi, Tadamasa Toma, Ryuichi Kanoh, Chong Soon Lim, Ru Ling Liao, Hai Wei Sun, Sughosh Pavan Shashidhar, Han Boon Teo, Jing Ya Li
  • Patent number: 11956434
    Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry, in operation, for each coefficient of a plurality of coefficients included in a block, determines a base level relating to Context-Based Adaptive Binary Arithmetic Coding (CABAC) for the coefficient, and encodes an absolute value of the coefficient. In determining the base level, when one or more flags are used in encoding the absolute value of the coefficient, the base level is determined to be a first value, and when one or more flags are not used in the encoding, the base level is determined to be a second value that is smaller than the first value. In encoding the absolute value of the coefficient, when one or more flags are not used, a rice parameter is determined based on the base level which is equal to the second value, and the coefficient is binarized using the rice parameter.
    Type: Grant
    Filed: December 6, 2022
    Date of Patent: April 9, 2024
    Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
    Inventors: Yusuke Kato, Kiyofumi Abe, Takahiro Nishi, Tadamasa Toma
  • Publication number: 20240114160
    Abstract: An image decoder includes circuitry and a memory, wherein the circuitry, in operation, calculates first values of a first partition in a current block, using a first motion vector for the first partition; calculates second values of a second partition in the current block, using a second motion vector for the second partition; calculates third values of a set of pixels between the first partition and the second partition, using the first motion vector; calculates fourth values of the set of pixels, using the second motion vector; and weights the third values and the fourth values. A number of pixels in a row in the set of pixels is two or more, and two or more weights applied to the third values increase along the row.
    Type: Application
    Filed: December 7, 2023
    Publication date: April 4, 2024
    Inventors: Kiyofumi ABE, Takahiro NISHI, Tadamasa TOMA, Ryuichi KANOH, Chong Soon LIM, Ru Ling LIAO, Hai Wei SUN, Sughosh Pavan SHASHIDHAR, Han Boon TEO, Jing Ya LI
  • Publication number: 20240114136
    Abstract: An image encoder/decoder includes circuitry and a memory coupled to the circuitry. When a geometry of a block of a picture satisfies a first condition, the circuitry splits the block of the picture into sub blocks having a first set of geometries. When the geometry of the block does not satisfy the first condition, the circuitry splits the block of the picture into sub blocks having a second set of geometries, the second set of geometries being different from the first set of geometries. The circuitry encodes/decodes the sub blocks of the block.
    Type: Application
    Filed: December 6, 2023
    Publication date: April 4, 2024
    Inventors: Chong Soon LIM, Hai Wei SUN, Sughosh Pavan SHASHIDHAR, Han Boon TEO, Ru Ling LIAO, Takahiro NISHI, Tadamasa TOMA
  • Publication number: 20240114134
    Abstract: An encoder includes circuitry and a memory coupled to the circuitry. The circuitry, in operation, determines whether or not a ternary split process of splitting a block into three sub blocks in a first direction parallel to a first longer side of the block is allowed by comparing a size of a second shorter side of the block to a minimum threshold value. The circuitry, responsive to the ternary split process being allowed, writes, into a bitstream, a split direction parameter indicative of a splitting direction. The circuitry, in operation, splits the block into a plurality of sub blocks in a direction indicated by the split direction parameter; and encodes the plurality of sub blocks. The minimum threshold value corresponds to a minimum size supported in a transform process.
    Type: Application
    Filed: December 5, 2023
    Publication date: April 4, 2024
    Inventors: Sughosh Pavan SHASHIDHAR, Hai Wei SUN, Chong Soon LIM, Ru Ling LIAO, Han Boon TEO, Jing Ya LI, Takahiro NISHI, Kiyofumi ABE, Ryuichi KANOH, Tadamasa TOMA
  • Publication number: 20240114137
    Abstract: An encoder that encodes a video includes a processor and memory. Using the memory, the processor: derives a prediction error of an image included in the video, by subtracting a prediction image of the image from the image; determines a secondary transform basis based on a primary transform basis, the primary transform basis being a transform basis for a primary transform to be performed on the prediction error, the secondary transform basis being a transform basis for a secondary transform to be performed on a result of the primary transform; performs the primary transform on the prediction error using the primary transform basis; performs the secondary transform on a result of the primary transform using the secondary transform basis; performs quantization on a result of the secondary transform; and encodes a result of the quantization as data of the image.
    Type: Application
    Filed: November 29, 2023
    Publication date: April 4, 2024
    Inventors: Ryuichi KANOH, Tadamasa TOMA, Kiyofumi ABE, Takahiro NISHI
  • Publication number: 20240114169
    Abstract: An encoder determines, based on a width and a height of a block, whether or not to disable a prediction mode in which the block is split along a partitioning line defined by a distance and an angle and then prediction is performed; and encodes the block with the prediction mode disabled or not disabled according to a result of the determination on whether or not to disable the prediction mode. Here, the distance is the shortest distance between the center of the block and the partitioning line, and the angle is an angle representing a direction from the center of the block toward the partitioning line in the shortest distance. The encoder determines to disable the prediction mode when (i) a width-to-height ratio is at least 8 or (ii) a height-to-width ratio is at least 8.
    Type: Application
    Filed: December 1, 2023
    Publication date: April 4, 2024
    Inventors: Jing Ya LI, Che Wei KUO, Chong Soon LIM, Chu Tong WANG, Han Boon TEO, Hai Wei SUN, Kiyofumi ABE, Takahiro NISHI, Tadamasa TOMA, Yusuke KATO