Patents by Inventor Tadayoshi Ueda
Tadayoshi Ueda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7864495Abstract: In a disclosed excess voltage protection circuit, when the input voltage equal to or higher than a predetermined maximum voltage is detected by an excess voltage detection circuit, a switching element is shut off so as to prevent the input voltage being output from the excess voltage protection circuit. A voltage obtained by dividing the input voltage using resistors is output from the excess voltage protection circuit.Type: GrantFiled: May 15, 2007Date of Patent: January 4, 2011Assignee: Ricoh Company, Ltd.Inventor: Tadayoshi Ueda
-
Patent number: 7719810Abstract: A disclosed overvoltage protection circuit includes a power source input terminal of an electronic device, the power source input terminal being configured to receive a power source voltage; an internal power source terminal configured to supply power to internal circuits of the electronic device; a voltage blocking circuit connected between the power source input terminal and the internal power source terminal, the voltage blocking circuit being configured to prevent the power source voltage received at the power source input terminal from being provided; and a constant voltage output unit connected in parallel with the voltage blocking circuit, the constant voltage output unit being configured to output a constant voltage. In the event that the power source voltage received at the power source input terminal is higher than or equal to a predetermined voltage, the voltage blocking circuit blocks the power source voltage received at the power source input terminal.Type: GrantFiled: June 8, 2007Date of Patent: May 18, 2010Assignee: Ricoh Company, Ltd.Inventor: Tadayoshi Ueda
-
Patent number: 7701187Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: GrantFiled: July 1, 2008Date of Patent: April 20, 2010Assignee: Ricoh Company, Ltd.Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Publication number: 20090091872Abstract: In a disclosed excess voltage protection circuit, when the input voltage equal to or higher than a predetermined maximum voltage is detected by an excess voltage detection circuit, a switching element is shut off so as to prevent the input voltage being output from the excess voltage protection circuit. A voltage obtained by dividing the input voltage using resistors is output from the excess voltage protection circuit.Type: ApplicationFiled: May 15, 2007Publication date: April 9, 2009Inventor: Tadayoshi Ueda
-
Patent number: 7512821Abstract: A power supply system supplies a power to a CPU with a power saving mode to a mobile information device or terminal. The power supply system includes a power supplying circuit for supplying the CPU with a prescribed supply voltage, a voltage detecting circuit for outputting a reset signal resetting the CPU when the supply voltage decreases to be less than or equal to a prescribed reset level, and a control circuit for decreasing the supply voltage to a prescribed power save level when the power saving mode is set. The control circuit decreases the supply voltage to be the prescribed power save level after decreasing the prescribed reset level to be less than or equal to the power save level when the power saving mode is set. The control circuit recovers the prescribed reset level after recovering the supply voltage when the power saving mode is terminated.Type: GrantFiled: October 1, 2003Date of Patent: March 31, 2009Assignee: Ricoh Company, Ltd.Inventor: Tadayoshi Ueda
-
Publication number: 20080272759Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: ApplicationFiled: July 1, 2008Publication date: November 6, 2008Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Patent number: 7408334Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: GrantFiled: February 13, 2007Date of Patent: August 5, 2008Assignee: Ricoh Company, Ltd.Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Publication number: 20070291432Abstract: A disclosed overvoltage protection circuit includes a power source input terminal of an electronic device, the power source input terminal being configured to receive a power source voltage; an internal power source terminal configured to supply power to internal circuits of the electronic device; a voltage blocking circuit connected between the power source input terminal and the internal power source terminal, the voltage blocking circuit being configured to prevent the power source voltage received at the power source input terminal from being provided; and a constant voltage output unit connected in parallel with the voltage blocking circuit, the constant voltage output unit being configured to output a constant voltage. In the event that the power source voltage received at the power source input terminal is higher than or equal to a predetermined voltage, the voltage blocking circuit blocks the power source voltage received at the power source input terminal.Type: ApplicationFiled: June 8, 2007Publication date: December 20, 2007Inventor: Tadayoshi Ueda
-
Publication number: 20070145963Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: ApplicationFiled: February 13, 2007Publication date: June 28, 2007Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Patent number: 7193400Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: GrantFiled: February 10, 2006Date of Patent: March 20, 2007Assignee: Ricoh Company, Ltd.Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Patent number: 7075279Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: GrantFiled: June 30, 2005Date of Patent: July 11, 2006Assignee: Ricoh Company, Ltd.Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Publication number: 20060125459Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: ApplicationFiled: February 10, 2006Publication date: June 15, 2006Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Publication number: 20060001411Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: ApplicationFiled: June 30, 2005Publication date: January 5, 2006Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Patent number: 6922043Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: GrantFiled: September 3, 2003Date of Patent: July 26, 2005Assignee: Ricoh Company, LTDInventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Publication number: 20040104715Abstract: A DC converter with a halt mode setting is disclosed for preventing the occurrence of over-current while alleviating the increase in the size of circuits, along with a method for setting up such a halt mode. The DC converter includes a semiconductor switch, a clock generator for outputting a clock signal to a gate of the semiconductor switch to be utilized for controlling an on/off time of the semiconductor switch such that a predetermined power is output from the generator, and a drive circuit for switching the semiconductor switch to the continuous-on state according to a halt mode setting requirement regardless of the clock signal, when the semiconductor switch, normally repeating on/off operations responsive to the clock signal, is in its off-state.Type: ApplicationFiled: September 3, 2003Publication date: June 3, 2004Inventors: Katsuhiko Manabe, Tomonari Katoh, Minoru Sugiyama, Makoto Matsushima, Tadayoshi Ueda
-
Publication number: 20040098632Abstract: A power supply system supplies a power to a CPU with a power saving mode to a mobile information device or terminal. The power supply system includes a power supplying circuit for supplying the CPU with a prescribed supply voltage, a voltage detecting circuit for outputting a reset signal resetting the CPU when the supply voltage decreases to be less than or equal to a prescribed reset level, and a control circuit for decreasing the supply voltage to a prescribed power save level when the power saving mode is set. The control circuit decreases the supply voltage to be the prescribed power save level after decreasing the prescribed reset level to be less than or equal to the power save level when the power saving mode is set. The control circuit recovers the prescribed reset level after recovering the supply voltage when the power saving mode is terminated.Type: ApplicationFiled: October 1, 2003Publication date: May 20, 2004Inventor: Tadayoshi Ueda