Patents by Inventor Takao Marukame
Takao Marukame has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9262500Abstract: According to one embodiment, a memory system including a key-value store containing key-value data as a pair of a key and a value corresponding to the key, includes a first memory, a control circuit and a second memory. The first memory is configured to contain a data area for storing data, and a table area containing the key-value data. The control circuit is configured to perform write and read to the first memory by addressing, and execute a request based on the key-value store. The second memory is configured to store the key-value data in accordance with an instruction from the control circuit. The control circuit performs a set operation by using the key-value data stored in the first memory, and the key-value data stored in the second memory.Type: GrantFiled: August 8, 2012Date of Patent: February 16, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Atsuhiro Kinoshita, Takao Marukame, Kosuke Tatsumura
-
Patent number: 9246709Abstract: According to one embodiment, a storage device includes a plurality of memory nodes. Each of memory nodes includes a plurality of input ports, a plurality of output ports, a selector, a packet controller and a memory. The selector outputs a packet input to the input port to one of the output ports. The packet controller controls the selector. The memory stores data. The memory nodes are mutually connected at the input ports and the output ports. The memory node has an address that is determined by its physical position. The packet controller switches the output port that outputs the packet based on information including at least a destination address of the packet and an address of the memory node having the packet controller when receiving a packet that is not addressed to the memory node having the packet controller.Type: GrantFiled: November 10, 2011Date of Patent: January 26, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Kosuke Tatsumura, Atsuhiro Kinoshita, Hirotaka Nishino, Masamichi Suzuki, Yoshifumi Nishi, Takao Marukame, Takahiro Kurita
-
Publication number: 20160004440Abstract: According to an embodiment, a semiconductor storage device includes a first storage unit, a read control unit, a second storage unit, and a write control unit. The first storage unit is configured to store data supplied from a host device. The read control unit is configured to perform control of reading the data in accordance with a read request. The second storage unit is configured to store a logical address used for reading the data from the first storage unit by the read control unit. The write control unit is configured to perform control of adding the stored logical address to the data and write the resulting data into the first storage unit in a case where a size of the data requested to be written into the first storage unit by the host device is smaller than a threshold.Type: ApplicationFiled: September 11, 2015Publication date: January 7, 2016Inventors: Takao Marukame, Takahiro Kurita, Yuki Sasaki, Jiezhi Chen, Yusuke Higashi, Yuichiro Mitani
-
Patent number: 9164704Abstract: According to an embodiment, a semiconductor storage device includes a first storage unit, a read control unit, a second storage unit, and a write control unit. The first storage unit is configured to store data supplied from a host device. The read control unit is configured to perform control of reading the data in accordance with a read request. The second storage unit is configured to store a logical address used for reading the data from the first storage unit by the read control unit. The write control unit is configured to perform control of adding the stored logical address to the data and write the resulting data into the first storage unit in a case where a size of the data requested to be written into the first storage unit by the host device is smaller than a threshold.Type: GrantFiled: November 26, 2013Date of Patent: October 20, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takao Marukame, Takahiro Kurita, Yuki Sasaki, Jiezhi Chen, Yusuke Higashi, Yuichiro Mitani
-
Patent number: 9152350Abstract: According to an embodiment, a semiconductor memory device includes a controller and a second storage unit. The controller is configured to control a write process of writing data into a first storage unit in which data supplied from a host device are stored or a read process of reading the data stored in the first storage in response to a request from the host device. The second storage unit is temporarily used in the write process or the read process. The second storage unit includes a nonvolatile third storage unit having an area for storing a duplicate of the data to be written by the write process; and a nonvolatile fourth storage unit having a work area for the write process or the read process and having a higher read/write speed than the third storage unit.Type: GrantFiled: June 10, 2013Date of Patent: October 6, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takao Marukame, Atsuhiro Kinoshita, Takahiro Kurita, Yoshifumi Nishi
-
Publication number: 20150263117Abstract: A semiconductor device according to an embodiment comprises: a gate insulating film formed on a semiconductor substrate; a semiconductor layer formed on the gate insulating film; and a first metal layer formed to be electrically connected to the semiconductor layer. 1×1019 atoms/cm3 or more of a Group VI element exists in an interface of the semiconductor layer and the first metal layer.Type: ApplicationFiled: September 12, 2014Publication date: September 17, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koichi KATO, Takao MARUKAME, Yoshifumi NISHI, Yuichiro MITANI, Takahisa KANEMURA, Kazuya OHUCHI
-
Patent number: 9112131Abstract: A spin MOSFET includes a first ferromagnetic layer having a fixed magnetization direction, a first tunnel barrier, a second ferromagnetic layer having a variable magnetization direction, and a nonmagnetic semiconductor layer provided in that order on a substrate. The nonmagnetic semiconductor layer has lower and upper faces and a side faces serving as a channel. A third ferromagnetic layer having a fixed magnetization direction is provided on the upper face of the nonmagnetic semiconductor layer, wherein the magnetization direction of each of the first to third ferromagnetic layers is in parallel or antiparallel to a direction from the third ferromagnetic layer to the first ferromagnetic layer. A nonmagnetic layer is provided on the third ferromagnetic layer, and a gate insulating film and gate electrode are provided in that order on the side face of the nonmagnetic semiconductor layer.Type: GrantFiled: December 13, 2013Date of Patent: August 18, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa
-
Patent number: 9112139Abstract: A spin transistor according to an embodiment includes: a first magnetic layer formed above a substrate and serving as one of a source and a drain; an insulating film having a lower face facing to an upper face of the first magnetic layer, an upper face opposed to the lower face, and a side face different from the lower and upper faces, the insulating film being formed on the upper face of the first magnetic layer and serving as a channel; a second magnetic layer formed on the upper face of the insulating film and serving as the other one of the source and the drain; a gate electrode formed along the side face of the insulating film; and a gate insulating film located between the gate electrode and the side face of the insulating film.Type: GrantFiled: June 18, 2012Date of Patent: August 18, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Tomoaki Inokuchi, Takao Marukame, Tetsufumi Tanamoto, Hideyuki Sugiyama, Mizue Ishikawa, Yoshiaki Saito
-
Patent number: 9083423Abstract: According to an embodiment, a semiconductor circuit includes a substrate, a tunnel oxide film, a charge storage film, a blocking layer, and plural nodes. The substrate is made of a semiconductor in which two diffusion layers each serving as either a source or a drain are formed. The tunnel oxide film is formed on a region of the substrate between the diffusion layers. The charge storage film is formed on the tunnel oxide layer and stores charge. The blocking layer is formed between the charge storage film and a gate electrode and has layers of a first oxide film, a nitride film and a second oxide film to have a thickness of 5 nm or larger but 15 nm or smaller. The nodes allow external application of voltages so that the source and the drain are reversed and allow detection a gate voltage, a drain current and a substrate current.Type: GrantFiled: December 17, 2013Date of Patent: July 14, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Masamichi Suzuki, Hirotaka Nishino, Kazuya Matsuzawa, Izumi Hirano, Takao Marukame, Yusuke Higashi, Takahiro Kurita, Yuki Sasaki, Yuichiro Mitani
-
Patent number: 9054739Abstract: According to an embodiment, an error correction device includes first calculators, second calculators, estimators, and an inverter. Each first calculator calculates a first message representing a probability that 1-bit data that is input in a corresponding variable node is 1. Each second calculator calculates a second message representing a probability that a value of the data input to the variable node is 1 for each of two or more variable nodes connected to the check node by using the first messages of the variable nodes connected to the check node. Each estimator estimates a true value of the data input to the variable node to generate an estimated value by using the first and second messages. The inverter inverts the estimated value associated with at least one of the variable nodes with a probability higher than 0 and lower than 1.Type: GrantFiled: April 12, 2013Date of Patent: June 9, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takao Marukame, Yoshifumi Nishi, Jiezhi Chen, Yusuke Higashi, Takahiro Kurita, Yuuichiro Mitani, Atsuhiro Kinoshita
-
Publication number: 20150074341Abstract: According to one embodiment, a memory system including a key-value store containing key-value data as a pair of a key and a value corresponding to the key, includes an interface, a memory block, an address acquisition circuit and a controller. The interface receives a data write/read request or a request based on the key-value store. The memory block has a data area for storing data and a metadata table containing the key-value data. The address acquisition circuit acquires an address in response to input of the key. The controller executes the data write/read request for the memory block, and outputs the address acquired to the memory block and executes the request based on the key-value store. The controller outputs the value corresponding to the key via the interface.Type: ApplicationFiled: October 29, 2014Publication date: March 12, 2015Inventors: Takao MARUKAME, Atsuhiro KINOSHITA, Kosuke TATSUMURA
-
Patent number: 8958239Abstract: One embodiment provides a magnetic memory element, including: a first ferromagnetic layer whose magnetization is variable; a second ferromagnetic layer which has a first band split into a valence band and a conduction band and a second band being continuous at least from the valence band to the conduction band; and a nonmagnetic layer provided between the first ferromagnetic layer and the second ferromagnetic layer.Type: GrantFiled: June 26, 2012Date of Patent: February 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa, Hideyuki Sugiyama, Masahiko Nakayama, Tatsuya Kishi, Hiroaki Yoda, Yoshiaki Saito
-
Publication number: 20140372671Abstract: According to an embodiment, an authentication device includes an acquiring unit, a predicting unit, and an authenticating unit. The acquiring unit is configured to acquire performance information of a first device that is a device to be authenticated. The predicting unit is configured to predict performance information of a second device that is a device being a reference for authentication according to a change with time from initial performance information. The authenticating unit is configured to perform an authentication process of determining whether or not the first device falls into the second device on a basis of a degree of agreement between the performance information acquired by the acquiring unit and the performance information predicted by the predicting unit.Type: ApplicationFiled: February 26, 2014Publication date: December 18, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tetsufumi TANAMOTO, Takao Marukame, Shinichi Yasuda, Yuichiro Mitani, Atsushi Shimbo, Tatsuya Kishi
-
Publication number: 20140293692Abstract: A memory system according to an embodiment may have an integration unit and a prediction unit. The integration unit may detect substrate current flowing through a substrate of a non-volatile memory when the non-volatile memory with a memory cell, which has binary or multivalued being the binary or more is written/erased. The integration unit may records an integration value of the detected substrate current into a storage. The prediction unit may predict a lifetime of the non-volatile memory based on the integration value which is recorded on the storage.Type: ApplicationFiled: February 24, 2014Publication date: October 2, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Jiezhi CHEN, Tetsufumi Tanamoto, Yuichiro Mitani, Takao Marukame
-
Patent number: 8849219Abstract: In general, according to one embodiment, a DA converter configured to convert a digital signal comprising n (n>1) bits to an analog current to output the analog current from an output terminal, includes n voltage-current converters. Each of them corresponds to each bit of the digital signal and is configured to generate a current depending on the corresponding bit. A k-th (k is an integer of 0 to n?1) voltage-current converter includes a first transistor whose threshold voltage is adjustable. The first transistor includes a semiconductor substrate, a first diffusion region, a second diffusion region, an insulating film, a charge accumulating film, and a gate.Type: GrantFiled: August 30, 2012Date of Patent: September 30, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Jun Deguchi, Shouhei Kousai, Yousuke Hagiwara, Masamichi Suzuki, Atsuhiro Kinoshita, Takao Marukame
-
Publication number: 20140227989Abstract: According to an embodiment, a semiconductor circuit includes a substrate, a tunnel oxide film, a charge storage film, a blocking layer, and plural nodes. The substrate is made of a semiconductor in which two diffusion layers each serving as either a source or a drain are formed. The tunnel oxide film is formed on a region of the substrate between the diffusion layers. The charge storage film is formed on the tunnel oxide layer and stores charge. The blocking layer is formed between the charge storage film and a gate electrode and has layers of a first oxide film, a nitride film and a second oxide film to have a thickness of 5 nm or larger but 15 nm or smaller. The nodes allow external application of voltages so that the source and the drain are reversed and allow detection a gate voltage, a drain current and a substrate current.Type: ApplicationFiled: December 17, 2013Publication date: August 14, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Masamichi SUZUKI, Hirotaka NISHINO, Kazuya Matsuzawa, Izumi HIRANO, Takao MARUKAME, Yusuke HIGASHI, Takahiro KURITA, Yuki SASAKI, Yuichiro MITANI
-
Publication number: 20140189217Abstract: According to an embodiment, a semiconductor storage device includes a first storage unit, a read control unit, a second storage unit, and a write control unit. The first storage unit is configured to store data supplied from a host device. The read control unit is configured to perform control of reading the data in accordance with a read request. The second storage unit is configured to store a logical address used for reading the data from the first storage unit by the read control unit. The write control unit is configured to perform control of adding the stored logical address to the data and write the resulting data into the first storage unit in a case where a size of the data requested to be written into the first storage unit by the host device is smaller than a threshold.Type: ApplicationFiled: November 26, 2013Publication date: July 3, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takao Marukame, Takahiro Kurita, Yuki Sasaki, Jiezhi Chen, Yusuke Higashi, Yuichiro Mitani
-
Publication number: 20140097474Abstract: A spin MOSFET includes a first ferromagnetic layer having a fixed magnetization direction, a first tunnel barrier, a second ferromagnetic layer having a variable magnetization direction, and a nonmagnetic semiconductor layer provided in that order on a substrate. The nonmagnetic semiconductor layer has lower and upper faces and a side faces serving as a channel. A third ferromagnetic layer having a fixed magnetization direction is provided on the upper face of the nonmagnetic semiconductor layer, wherein the magnetization direction of each of the first to third ferromagnetic layers is in parallel or antiparallel to a direction from the third ferromagnetic layer to the first ferromagnetic layer. A nonmagnetic layer is provided on the third ferromagnetic layer, and a gate insulating film and gate electrode are provided in that order on the side face of the nonmagnetic semiconductor layer.Type: ApplicationFiled: December 13, 2013Publication date: April 10, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa
-
Patent number: 8681033Abstract: According to an embodiment, an analog-to-digital converter includes a voltage generating unit to generate comparative voltages; and comparators. Each comparator compares any one of the comparative voltages with an analog input voltage and output a digital signal. Each comparator includes a differential pair circuit to detect a potential difference between two inputs. The differential pair circuit includes first and second circuit portions. The first circuit portion includes a first transistor having a gate to which one input is supplied; and a resistor connected in series with the first transistor. The second circuit portion includes a second transistor having a gate to which the other input is supplied and forms a differential pair with the first transistor; and a variable resistor connected in series with the second transistor. The variable resistor includes variable resistive elements each having a resistance value variably set according to a control signal.Type: GrantFiled: June 27, 2012Date of Patent: March 25, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takao Marukame, Tetsufumi Tanamoto, Atsuhiro Kinoshita, Tomoaki Inokuchi, Masamichi Suzuki, Yoshiaki Saito
-
Patent number: 8681034Abstract: According to an embodiment, an analog-to-digital converter includes a voltage generating unit, and a plurality of comparators. The voltage generating unit is configured to divide a reference voltage by a plurality of variable resistors to generate a plurality of comparative voltages. Each of the plurality of comparator is configured to compare any one of the plurality of comparative voltages with an analog input voltage and output a digital signal based on a result of a comparison between the comparative voltage and the analog input voltage. Each of the plurality of variable resistors includes a plurality of variable resistive elements that are connected in series, and each of the plurality of variable resistive elements has a resistance value that is variably set according to an external signal.Type: GrantFiled: June 28, 2012Date of Patent: March 25, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takao Marukame, Tetsufumi Tanamoto, Atsuhiro Kinoshita, Tomoaki Inokuchi, Masamichi Suzuki, Yoshiaki Saito