Patents by Inventor Takashi Todaka
Takashi Todaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9612989Abstract: The present invention eliminates the shortage of bus numbers in routing control using PCIe switches. A system port address (SPA) is associated with a destination bus number and is assigned to a port (external port) connected to a server and a device. When packets sent from the server or the device are received at the external port, the system port address (SPA) corresponding to the destination bus number having the packets is determined, and the SPA is added to the packets as a label. This SPA is used to route the packets sent between ports (internal ports) that connect switches. When the packets arrive at the external port to which the target server or device is connected, the destination bus number having packets is used to send the packets to the server or device connected to the external port.Type: GrantFiled: December 24, 2010Date of Patent: April 4, 2017Assignee: HITACHI, LTD.Inventors: Shuhei Eguchi, Ryo Yamagata, Takashi Todaka
-
Patent number: 9396150Abstract: A system and method are disclosed to prevent a reduction in the number of I/O devices which can be connected when building a PCIe topology by connecting I/O devices to a computer via a PCIe switch. A switch with which a computer and I/O devices are connected includes: a first PCI-PCI bridge which is positioned on the computer side; a second PCI-PCI bridge which is positioned on the I/O device side; trapper units which trap packet data which is inputted into the switch; a packet routing unit which transfers packet data to the I/O devices; and a management processor which is connected to the trapper units and provides the computer a virtual PCI-PCI bridge and a virtual link by execution of a program. The trapper units adjudicate the destination of the packet data which is transferred from the computer.Type: GrantFiled: November 29, 2010Date of Patent: July 19, 2016Assignee: HITACHI, LTD.Inventors: Kazuki Sato, Takashi Todaka, Ryo Takase
-
Publication number: 20140112131Abstract: Provided are a PCIe switch provided with a bandwidth control function, and a computer system using the same. The PCIe switch has: input ports to which are connected initiators that generate packets; output ports to which are connected targets that are the transmission destinations of the packets; and an output port adjustment section intervening between the input ports and the output ports, for adjusting the output of packets from the input ports to the output ports. The input ports further have a bandwidth control section that establishes bandwidth limit values beforehand for each of a plurality of divided groups; classifies packets transmitted from the initiators into any of the plurality of groups according to a predetermined rule; and outputs the classified packets to the output adjustment section, on the basis of the bandwidth limit values.Type: ApplicationFiled: June 17, 2011Publication date: April 24, 2014Applicant: Hitachi, Ltd.Inventors: Takashi Todaka, Yoshiki Murakami, Junji Yamamoto
-
Publication number: 20140006679Abstract: The present invention eliminates the shortage of bus numbers in routing control using PCIe switches. A system port address (SPA) is associated with a destination bus number and is assigned to a port (external port) connected to a server and a device. When packets sent from the server or the device are received at the external port, the system port address (SPA) corresponding to the destination bus number having the packets is determined, and the SPA is added to the packets as a label. This SPA is used to route the packets sent between ports (internal ports) that connect switches. When the packets arrive at the external port to which the target server or device is connected, the destination bus number having packets is used to send the packets to the server or device connected to the external port.Type: ApplicationFiled: December 24, 2010Publication date: January 2, 2014Applicant: Hitachi, Ltd.Inventors: Shuhei Eguchi, Ryo Yamagata, Takashi Todaka
-
Publication number: 20130254453Abstract: A system and method are disclosed to prevent a reduction in the number of I/O devices which can be connected when building a PCIe topology by connecting I/O devices to a computer via a PCIe switch. A switch with which a computer and I/O devices are connected includes: a first PCI-PCI bridge which is positioned on the computer side; a second PCI-PCI bridge which is positioned on the I/O device side; trapper units which trap packet data which is inputted into the switch; a packet routing unit which transfers packet data to the I/O devices; and a management processor which is connected to the trapper units and provides the computer a virtual PCI-PCI bridge and a virtual link by execution of a program. The trapper units adjudicate the destination of the packet data which is transferred from the computer.Type: ApplicationFiled: November 29, 2010Publication date: September 26, 2013Inventors: Kazuki Sato, Takashi Todaka, Ryo Takase
-
Patent number: 8200934Abstract: To reduce overhead of data transfer between processor cores and improve a processing capability of a processor, there is provided a processor including: a CPU for performing computing processing; an internal memory for storing data; and a data transfer unit for performing data transfer between the internal memory and a shared memory, in which: the data transfer unit includes: a command chain module for executing a command sequence formed of a plurality of commands including a data transfer instruction; and a monitor module for reading data set in advance in the internal memory and repeatedly monitoring the data until a comparative value and a value of the data become equal to each other, when one of the plurality of commands of the command sequence thus read is a predetermined command; and the command chain module executes a next command in the command sequence after the monitor module has finished monitoring.Type: GrantFiled: October 1, 2007Date of Patent: June 12, 2012Assignees: Hitachi, Ltd., Renesas Electronics Corporation, Waseda UniversityInventors: Hironori Kasahara, Keiji Kimura, Takashi Todaka, Tatsuya Kamei, Toshihiro Hattori
-
Patent number: 7882277Abstract: A processor includes a CPU capable of performing predetermined arithmetic processing, a memory accessible by the CPU, and a data transfer unit capable of controlling data transfer with the memory by substituting for the CPU. The data transfer unit is provided with a command chain unit for continuously performing data transfer by execution of a preset command chain, and a retry controller for executing a retry processing in case a transfer error occurs during data transfer by the command chain unit. Then, the data transfer unit reports a command relating to the transfer error to the CPU after completion of the execution of the command chain, thereby lessening the number of interruptions for error processing, and attaining enhancement in performance of a system.Type: GrantFiled: July 14, 2008Date of Patent: February 1, 2011Assignee: Hitachi, Ltd.Inventor: Takashi Todaka
-
Publication number: 20090063812Abstract: A processor includes a CPU capable of performing predetermined arithmetic processing, a memory accessible by the CPU, and a data transfer unit capable of controlling data transfer with the memory by substituting for the CPU. The data transfer unit is provided with a command chain unit for continuously performing data transfer by execution of a preset command chain, and a retry controller for executing a retry processing in case a transfer error occurs during data transfer by the command chain unit. Then, the data transfer unit reports a command relating to the transfer error to the CPU after completion of the execution of the command chain, thereby lessening the number of interruptions for error processing, and attaining enhancement in performance of a system.Type: ApplicationFiled: July 14, 2008Publication date: March 5, 2009Inventor: Takashi TODAKA
-
Publication number: 20080086617Abstract: To reduce overhead of data transfer between processor cores and improve a processing capability of a processor, there is provided a processor including: a CPU for performing computing processing; an internal memory for storing data; and a data transfer unit for performing data transfer between the internal memory and a shared memory, in which: the data transfer unit includes: a command chain module for executing a command sequence formed of a plurality of commands including a data transfer instruction; and a monitor module for reading data set in advance in the internal memory and repeatedly monitoring the data until a comparative value and a value of the data become equal to each other, when one of the plurality of commands of the command sequence thus read is a predetermined command; and the command chain module executes a next command in the command sequence after the monitor module has finished monitoring.Type: ApplicationFiled: October 1, 2007Publication date: April 10, 2008Inventors: Hironori KASAHARA, Keiji Kimura, Takashi Todaka, Tatsuya Kamei, Toshihiro Hattori