Patents by Inventor Takenori Sato
Takenori Sato has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170300971Abstract: PROBLEM Provided are an information processing system, an information processing apparatus, and an information processing method those for generating statistical data of vehicles traveling at a predetermined location. MEANS FOR SOLVING THE PROBLEM An information processing system 100 according to one embodiment of the disclosure herein includes an imaging unit 131 for capturing an image of a vehicle which is traveling, and a controller 121 for identifying a model of the vehicle based on the image of the vehicle captured by the imaging unit 131 and generating statistical data based on the model thus identified.Type: ApplicationFiled: August 23, 2016Publication date: October 19, 2017Inventors: Hiroshi OHTA, Takenori SATO
-
Patent number: 9478262Abstract: Disclosed here is an apparatus that comprises a data terminal, a data output circuit including a plurality of output buffers coupled in common to the data terminal, and an impedance control circuit coupled to the data output circuit, wherein the impedance control circuit is configured to generate first impedance code and second impedance code different from the first impedance code and to apply a selected one of the first impedance code and the second impedance code to at least one of the output buffers.Type: GrantFiled: May 29, 2015Date of Patent: October 25, 2016Assignee: Micron Technology, Inc.Inventors: Wataru Tsukada, Takenori Sato
-
Publication number: 20160049180Abstract: Disclosed here is an apparatus that comprises a data terminal, a data output circuit including a plurality of output buffers coupled in common to the data terminal, and an impedance control circuit coupled to the data output circuit, wherein the impedance control circuit is configured to generate first impedance code and second impedance code different from the first impedance code and to apply a selected one of the first impedance code and the second impedance code to at least one of the output buffers.Type: ApplicationFiled: May 29, 2015Publication date: February 18, 2016Inventors: WATARU TSUKADA, TAKENORI SATO
-
Patent number: 9130556Abstract: Disclosed herein is a device that includes a first buffer circuit coupled between a first power supply line and a data terminal and a second buffer circuit coupled between a second power supply line and the data terminal. First and second internal data signals complementary to each other are supplied to a level shifter, thereby third and fourth internal data signals complementary to each other are generated by changing amplitude values of the first and second internal data signals. The first and the second buffer circuits are controlled based on the third and fourth internal data signals such that one of the first and second buffer circuits turns on and the other of the first and second buffer circuits turns off.Type: GrantFiled: September 14, 2012Date of Patent: September 8, 2015Assignee: PS4 Luxco S.a.r.l.Inventors: Chiaki Dono, Takenori Sato, Shinya Miyazaki
-
Publication number: 20150071013Abstract: A semiconductor device includes: two level shift circuits having substantially the same circuit configuration; an input circuit that supplies complementary input signals to the level shift circuits, respectively; and an output circuit that converts complementary output signals output from the level shift circuits into in-phase signals and then short-circuits the in-phase signals. According to the present invention, the two level shift circuits having substantially the same circuit configuration are used, and the complementary output signals output from the level shift circuits are converted into in-phase signals before short-circuited. This avoids almost any occurrence of a through current due to a difference in operating speed between the level shift circuits.Type: ApplicationFiled: November 18, 2014Publication date: March 12, 2015Applicant: PS4 LUXCO S.A.R.L.Inventors: Takenori Sato, Yoji Idei, Hiromasa Noda
-
Patent number: 8923077Abstract: The semiconductor device including an output terminal; and an output unit coupled to the output terminal. The output unit includes an output buffer coupled to the output terminal and operating on a first power supply voltage, a first control circuit operating on a second power supply voltage, receiving an impedance adjustment signal and a data signal and making the output buffer drive the output terminal to a first logic level designated by the data signal with impedance designated by the impedance adjustment signal, and a level shifter coupled between the output buffer and the first control circuit. The second power supply voltage is smaller in level than the first power supply voltage. The level shifter includes a first circuit portion operating on the second power supply voltage and a second circuit portion operating on the first power supply voltage.Type: GrantFiled: September 13, 2012Date of Patent: December 30, 2014Assignee: PS4 Luxco S.a.r.l.Inventor: Takenori Sato
-
Patent number: 8901781Abstract: A semiconductor device is disclosed. A first power supply wiring for connecting between a first output circuit consisting of a predetermined number of output circuits and a first power supply pad which corresponds to the first output circuit, is connected via a resistor with a second power supply wiring for connecting between a second output circuit consisting of a predetermined number of output circuit and a second power supply pad which corresponds to the second output circuit. Thus, power supply noise that is to be propagated to certain output circuits via in-chip output power supply wirings can be reduced.Type: GrantFiled: May 21, 2009Date of Patent: December 2, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Takenori Sato, Hiroki Fujisawa
-
Patent number: 8891318Abstract: A semiconductor device includes: two level shift circuits having substantially the same circuit configuration; an input circuit that supplies complementary input signals to the level shift circuits, respectively; and an output circuit that converts complementary output signals output from the level shift circuits into in-phase signals and then short-circuits the in-phase signals. According to the present invention, the two level shift circuits having substantially the same circuit configuration are used, and the complementary output signals output from the level shift circuits are converted into in-phase signals before short-circuited. This avoids almost any occurrence of a through current due to a difference in operating speed between the level shift circuits.Type: GrantFiled: November 1, 2011Date of Patent: November 18, 2014Assignee: PS4 Luxco S.a.r.l.Inventors: Takenori Sato, Yoji Idei, Hiromasa Noda
-
Patent number: 8856577Abstract: A semiconductor device includes: a DLL circuit that generates an internal clock signal based on an external clock signal; a clock dividing circuit that generates two complementary internal clock signals having different phases based on the internal clock signal; and a multiplexer that outputs two internal data signals in synchronization with the two clock signals based on internal data signals, respectively. An internal power supply voltage supplied to the clock dividing circuit and an internal power supply voltage supplied to the multiplexer are generated by respective different power supply circuits and are separated from each other in the semiconductor device. This prevents interaction among noises.Type: GrantFiled: November 7, 2011Date of Patent: October 7, 2014Assignee: PS4 Luxco S.a.r.l.Inventor: Takenori Sato
-
Patent number: 8653874Abstract: A splitter circuit in a semiconductor device includes a first inverter that receives an input signal and outputs an inverted signal, a second inverter that receives the inverted signal and outputs a non-inverted signal (a first output signal), a third inverter that receives the input signal and outputs an inverted signal (a second output signal) and an auxiliary inverter that shares an output signal line with the third inverter. The third inverter and the auxiliary inverter use an inverted signal of the input signal as power supplies.Type: GrantFiled: September 11, 2012Date of Patent: February 18, 2014Assignee: Elpida Memory, Inc.Inventors: Takenori Sato, Shinya Miyazaki
-
Publication number: 20140003116Abstract: A semiconductor device includes first and second global bit lines; first, second, third and fourth sense node; a first sense switch coupled between the first sense node and the first global bit line; a second sense switch coupled between the second sense node and the second global bit line; a third sense switch coupled between the third sense node and the first global bit line; a fourth sense switch coupled between the fourth sense node and the second global bit line; a first sense amplifier including a first terminal coupled to the first sense node and a second terminal coupled to the second sense node; a second sense amplifier including a third terminal coupled to the third sense node and a fourth terminal coupled to the fourth sense node. The first, second, third and fourth terminals respectively have first, second, third and fourth parasitic capacitances substantially equal in capacitance value.Type: ApplicationFiled: September 5, 2013Publication date: January 2, 2014Applicant: Elpida Memory, Inc.Inventors: Takenori SATO, Kazuhiko KAJIGAYA, Yoshimitsu YANAGAWA, Tomonori SEKIGUCHI, Akira KOTABE, Satoru AKIYAMA
-
Patent number: 8605476Abstract: A sense operation with respect to simultaneously-accessed two memory cells is performed by time division by using two sense amplifiers, and thereafter restore operations are performed simultaneously. With this arrangement, it is not necessary to provide switches in the middle of global bit lines, and no problem occurs when performing the restore operation by time division. Further, because a parasitic CR model of a first sense amplifier and that of a second sense amplifier become mutually the same, high sensitivity can be maintained.Type: GrantFiled: December 3, 2010Date of Patent: December 10, 2013Assignee: Elpida Memory, Inc.Inventors: Takenori Sato, Kazuhiko Kajigaya, Yoshimitsu Yanagawa, Tomonori Sekiguchi, Akira Kotabe, Satoru Akiyama
-
Publication number: 20130082758Abstract: Disclosed herein is a device that includes a first buffer circuit coupled between a first power supply line and a data terminal and a second buffer circuit coupled between a second power supply line and the data terminal. First and second internal data signals complementary to each other are supplied to a level shifter, thereby third and fourth internal data signals complementary to each other are generated by changing amplitude values of the first and second internal data signals. The first and the second buffer circuits are controlled based on the third and fourth internal data signals such that one of the first and second buffer circuits turns on and the other of the first and second buffer circuits turns off.Type: ApplicationFiled: September 14, 2012Publication date: April 4, 2013Applicant: ELPIDA MEMORY, INC.Inventors: Chiaki DONO, Takenori SATO, Shinya MIYAZAKI
-
Publication number: 20130082743Abstract: A splitter circuit in a semiconductor device includes a first inverter that receives an input signal and outputs an inverted signal, a second inverter that receives the inverted signal and outputs a non-inverted signal (a first output signal), a third inverter that receives the input signal and outputs an inverted signal (a second output signal) and an auxiliary inverter that shares an output signal line with the third inverter. The third inverter and the auxiliary inverter use an inverted signal of the input signal as power supplies.Type: ApplicationFiled: September 11, 2012Publication date: April 4, 2013Applicant: Elpida Memory, Inc.Inventors: Takenori SATO, Shinya Miyazaki
-
Publication number: 20130070537Abstract: The semiconductor device including an output terminal; and an output unit coupled to the output terminal. The output unit includes an output buffer coupled to the output terminal and operating on a first power supply voltage, a first control circuit operating on a second power supply voltage, receiving an impedance adjustment signal and a data signal and making the output buffer drive the output terminal to a first logic level designated by the data signal with impedance designated by the impedance adjustment signal, and a level shifter coupled between the output buffer and the first control circuit. The second power supply voltage is smaller in level than the first power supply voltage. The level shifter includes a first circuit portion operating on the second power supply voltage and a second circuit portion operating on the first power supply voltage.Type: ApplicationFiled: September 13, 2012Publication date: March 21, 2013Applicant: Elpida Memory, Inc.Inventor: Takenori Sato
-
Patent number: 8384433Abstract: To include a first inverter that receives an input signal to output an inverted signal, a second inverter that receives the inverted signal to output a first internal signal, and a third inverter that receives the input signal and outputs a second internal signal by using the inverted signal as a power supply. According to the present invention, because a signal on one signal path is used as a power supply of an inverter included in the other signal path, phases of a pair of output signals based on the input signal can be exactly matched without adding a capacitor or a resistor for adjustment.Type: GrantFiled: April 11, 2011Date of Patent: February 26, 2013Assignee: Elpida Memory, Inc.Inventors: Takenori Sato, Hideaki Kato
-
Patent number: 8363503Abstract: To include a power-down control circuit that suspends an operation of a predetermined internal circuit in response to a power-down command, and an external terminal to which a selection signal is input from outside simultaneously with issuance of a power-down command. The power-down control circuit suspends an operation of a DLL circuit when the selection signal is at a low level, and continues an operation of the DLL circuit when the selection signal is at a high level. According to the present invention, by using the selection signal input simultaneously with a power-down command, mode selection can be made on-the-fly.Type: GrantFiled: May 10, 2010Date of Patent: January 29, 2013Assignee: Elpida Memory, Inc.Inventors: Takenori Sato, Hiroki Fujisawa
-
Publication number: 20120146409Abstract: A semiconductor device includes: a plurality of power supply pads to which external voltages are supplied; a plurality of data output pads; power supply main lines that are connected to the respective corresponding power supply pads in common; a plurality of power supply branch lines that are branched from the power supply main lines, respectively; a plurality of output buffers that operate with power supply voltages supplied from the respective corresponding power supply branch lines, and drive respective corresponding data output pads; and low-pass filter circuits that are provided on the respective power supply branch lines.Type: ApplicationFiled: December 9, 2011Publication date: June 14, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Takenori SATO
-
Publication number: 20120133402Abstract: A semiconductor device includes: a DLL circuit that generates an internal clock signal based on an external clock signal; a clock dividing circuit that generates two complementary internal clock signals having different phases based on the internal clock signal; and a multiplexer that outputs two internal data signals in synchronization with the two clock signals based on internal data signals, respectively. An internal power supply voltage supplied to the clock dividing circuit and an internal power supply voltage supplied to the multiplexer are generated by respective different power supply circuits and are separated from each other in the semiconductor device. This prevents interaction among noises.Type: ApplicationFiled: November 7, 2011Publication date: May 31, 2012Applicant: Elpida Memory, Inc.Inventor: Takenori Sato
-
Publication number: 20120134439Abstract: A semiconductor device includes: two level shift circuits having substantially the same circuit configuration; an input circuit that supplies complementary input signals to the level shift circuits, respectively; and an output circuit that converts complementary output signals output from the level shift circuits into in-phase signals and then short-circuits the in-phase signals. According to the present invention, the two level shift circuits having substantially the same circuit configuration are used, and the complementary output signals output from the level shift circuits are converted into in-phase signals before short-circuited. This avoids almost any occurrence of a through current due to a difference in operating speed between the level shift circuits.Type: ApplicationFiled: November 1, 2011Publication date: May 31, 2012Applicant: Elpida Memory, lnc.Inventors: Takenori Sato, Yoji Idei, Hiromasa Noda