Patents by Inventor Takeshi Kusunoki
Takeshi Kusunoki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10461766Abstract: A semiconductor device, a signal processing system, and a signal processing method are provided that regulate a change of characteristics in the event of aged deterioration. The semiconductor device of the present invention includes a reference voltage generation circuit that generates a reference voltage, an analog signal processing circuit that outputs a first processing signal according to the reference voltage, a test signal output section that outputs, as a test signal, a second processing signal having a lower voltage than the first processing signal, an input section that receives a regulation signal for the outputted test signal, and a regulator circuit that regulates the output of the analog signal processing circuit in response to the regulation signal.Type: GrantFiled: June 28, 2018Date of Patent: October 29, 2019Assignee: Renesas Electronics CorporationInventors: Hiroto Kodama, Masaki Kudo, Takeshi Kusunoki
-
Publication number: 20190068211Abstract: A semiconductor device, a signal processing system, and a signal processing method are provided that regulate a change of characteristics in the event of aged deterioration. The semiconductor device of the present invention includes a reference voltage generation circuit that generates a reference voltage, an analog signal processing circuit that outputs a first processing signal according to the reference voltage, a test signal output section that outputs, as a test signal, a second processing signal having a lower voltage than the first processing signal, an input section that receives a regulation signal for the outputted test signal, and a regulator circuit that regulates the output of the analog signal processing circuit in response to the regulation signal.Type: ApplicationFiled: June 28, 2018Publication date: February 28, 2019Inventors: Hiroto KODAMA, Masaki KUDO, Takeshi KUSUNOKI
-
Patent number: 10079596Abstract: A semiconductor device capable of preventing deterioration of a transistor caused by a flow of an overcurrent is provided. According to an embodiment, a semiconductor chip includes a first transistor provided between a high-potential side voltage terminal to which a constant voltage generated by reducing a power-supply voltage is supplied and an output terminal, a second transistor provided between a low-potential side voltage terminal to which a ground voltage is supplied and the output terminal, a control circuit controlling turning-on/off of the first and second transistors, a boosting circuit boosting the power-supply voltage by using a voltage of the output terminal to generate an output voltage, and an overvoltage detection circuit detecting an overvoltage of a power-supply line that couples the high-potential side voltage terminal and the first transistor to each other. The control circuit performs control to turn off the second transistor, when the overvoltage has been detected.Type: GrantFiled: January 4, 2017Date of Patent: September 18, 2018Assignee: Renesas Electronics CorporationInventors: Shinichi Koyama, Takeshi Kusunoki, Wei Zhou, Hiromasa Suzuki
-
Publication number: 20170264280Abstract: A semiconductor device capable of preventing deterioration of a transistor caused by a flow of an overcurrent is provided. According to an embodiment, a semiconductor chip includes a first transistor provided between a high-potential side voltage terminal to which a constant voltage generated by reducing a power-supply voltage is supplied and an output terminal, a second transistor provided between a low-potential side voltage terminal to which a ground voltage is supplied and the output terminal, a control circuit controlling turning-on/off of the first and second transistors, a boosting circuit boosting the power-supply voltage by using a voltage of the output terminal to generate an output voltage, and an overvoltage detection circuit detecting an overvoltage of a power-supply line that couples the high-potential side voltage terminal and the first transistor to each other. The control circuit performs control to turn off the second transistor, when the overvoltage has been detected.Type: ApplicationFiled: January 4, 2017Publication date: September 14, 2017Inventors: Shinichi KOYAMA, Takeshi KUSUNOKI, Wei ZHOU, Hiromasa SUZUKI
-
Publication number: 20100117011Abstract: A device for stopping a flow of fluid in a fixed length of tube with an actuator simple in construction is provided. The stopping device is free of direct touch with the fluid inside the tube, expected not to obstruct the flow in the tube as permitted as possible at normal condition, expected to perform both detection and control with a single device, and further invulnerable to kinds of fluids. The device for stopping a flow of fluid includes a tube holder to keep a tube in looped configuration, a movable part pressing the looped configuration of the tube. Pressing of the looped configuration of the tube make a snapped bent to stop the flow of fluid passed through the tube. Putting the movable part back into place results in the tube's returning from the configuration having the bent, allowing the fluid flowing again through the tube.Type: ApplicationFiled: April 4, 2008Publication date: May 13, 2010Applicants: ASAHI BREWERIES, LTD., KYOKKO ELECTRIC CO, LTD.Inventors: Junichi Kitano, Takashi Wada, Takeshi Kusunoki
-
Patent number: 7212744Abstract: The invention provides a transceiver circuit for communication that enhances the operation frequency of a synchronous digital circuit up to the maximum frequency of a flip-flop and inhibits the occurrence of jitters. A clock signal synchronized with data at f1/n Hz is converted by a multiplier so that the signal has a frequency of ānā times so as to use the clock signal for triggering a flip-flop the operation frequency of which is f1 b/s in the synchronous digital circuit. The multiplier is arranged in the vicinity of the flip-flop triggered by the clock signal of f1 Hz so as to avoid the effect of the deterioration of the operation frequency by interconnect capacitance. The maximum operation frequency of the transceiver circuit determined based upon the operating frequency of the synchronous digital circuit can be enhanced up to the maximum operation frequency of the flip-flop.Type: GrantFiled: January 20, 2004Date of Patent: May 1, 2007Assignee: Renesas Technology CorpInventors: Nobuhiro Shiramizu, Kenichi Ohhata, Fumihiko Arakawa, Takeshi Kusunoki
-
Publication number: 20060119970Abstract: A write driver circuit capable of controlling the waveform of overshoot of a write current, more specifically, controlling a rise, amplitude, and duration of overshoot (OS) in the waveform of an output current independently of one another. The write driver circuit includes transistors for controlling the rise, amplitude, and duration of OS, an impedance matching unit between the write driver and the load, and a canceller of reflection waves from the head.Type: ApplicationFiled: December 2, 2005Publication date: June 8, 2006Inventors: Yoshihiro Hayashi, Fumihiko Arakawa, Takeshi Kusunoki, Satoshi Ueno
-
Patent number: 6998878Abstract: To speed up the operation of a decoder circuit, reduce the power consumption of the decoder circuit and increase the cycle, each circuit such as a buffer, a predecoder and a main decoder in the decoder circuit includes a semiconductor logic circuit in which the number of columns of transistors for pulling down at an output node is small, even if the number of inputs is many and the true and a complementary output signal having approximately the same delay time are acquired and the output pulse length of each circuit in the decoder circuit is reduced. With this arrangement, the operation of the decoder circuit can be sped up, the power consumption can be reduced, the cycles can be increased and, in a semiconductor memory, for example, access time and power consumption can be reduced and the cycles can be increased.Type: GrantFiled: January 12, 2004Date of Patent: February 14, 2006Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Takeshi Kusunoki, Keiichi Higeta, Kunihiko Yamaguchi, Fumihiko Arakawa
-
Patent number: 6807115Abstract: In a dynamic-type semiconductor integrated circuit in which precharge and evaluation operations are preformed per cycle, an IDDQ test and a light detection test can be conducted during an evaluation period for facilitating diagnosis and failure analysis so as to increase test accuracy. The dynamic-type semiconductor integrated circuit operates in a normal operation mode or a test mode, wherein a switch therebetween is triggered by a mode selection signal. In the normal operation mode, the pulse width of an internal activation signal is controlled to be constant, i.e., invariable with an operation cycle time length. In the test mode, the pulse width of the internal activation signal is controlled to vary according to an operation cycle time length.Type: GrantFiled: February 10, 2003Date of Patent: October 19, 2004Assignees: Renesas Technology Corporation, Hitachi Device Engineering Co., Ltd.Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Fumihiko Arakawa, Takeshi Kusunoki, Keiichi Higeta
-
Publication number: 20040169527Abstract: To speed up the operation of a decoder circuit, reduce the power consumption of the decoder circuit and increase the cycle, each circuit such as a buffer, a predecoder and a main decoder in the decoder circuit is composed by a semiconductor logic circuit wherein the number of columns of transistors for pulling down at an output node is small even if the number of inputs is many and the true and a complementary output signal having approximately the same delay time are acquired and the output pulse length of each circuit in the decoder circuit is reduced.Type: ApplicationFiled: January 12, 2004Publication date: September 2, 2004Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Takeshi Kusunoki, Keiichi Higeta, Kunihiko Yamaguchi, Fumihiko Arakawa
-
Publication number: 20040151506Abstract: The invention provides a transceiver circuit for communication that enhances the operation frequency of a synchronous digital circuit up to the maximum frequency of a flip-flop and inhibits the occurrence of jitters.Type: ApplicationFiled: January 20, 2004Publication date: August 5, 2004Applicant: Renesas Technology Corp.Inventors: Nobuhiro Shiramizu, Kenichi Ohhata, Fumihiko Arakawa, Takeshi Kusunoki
-
Patent number: 6717877Abstract: A semiconductor integrated circuit device includes a first variable delay circuit which delays a timing signal for activating a sense amplifier which is supplied with a signal read out from a memory array and amplifies the signal so that a timing difference between a dummy signal read out from a dummy memory cell and the timing signal of the sense amplifier is detected by a detection circuit to be made small in accordance with an output of the detection circuit, and a second variable delay circuit which adjusts a relative timing difference between the dummy signal and the timing signal of the sense amplifier.Type: GrantFiled: January 8, 2002Date of Patent: April 6, 2004Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Takeshi Suzuki, Shigeru Nakahara, Keiichi Higeta, Takeshi Kusunoki
-
Patent number: 6677782Abstract: To speed up the operation of a decoder circuit, reduce the power consumption of the decoder circuit and increase the cycle, each circuit such as a buffer, a predecoder and a main decoder in the decoder circuit is composed by a semiconductor logic circuit wherein the number of columns of transistors for pulling down at an output node is small even if the number of inputs is many and the true and a complementary output signal having approximately the same delay time are acquired and the output pulse length of each circuit in the decoder circuit is reduced. According to the present invention, the operation of the decoder circuit can be sped up, the power consumption can be reduced, the cycles can be increased and in a semiconductor memory for example, the reduction of access time and power consumption and the increase of the cycles are enabled.Type: GrantFiled: April 24, 2001Date of Patent: January 13, 2004Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Takeshi Kusunoki, Keiichi Higeta, Kunihiko Yamaguchi, Fumihiko Arakawa
-
Patent number: 6617610Abstract: In a dynamic-type semiconductor integrated circuit in which precharge and evaluation operations are preformed per cycle, an IDDQ test and a light detection test can be conducted during an evaluation period for facilitating diagnosis and failure analysis so as to increase test accuracy. The dynamic-type semiconductor integrated circuit operates in a normal operation mode or a test mode, wherein a switch therebetween is triggered by a mode selection signal. In the normal operation mode, the pulse width of an internal activation signal is controlled to be constant, i.e., invariable with an operation cycle time length. In the test mode, the pulse width of the internal activation signal is controlled to vary according to an operation cycle time length.Type: GrantFiled: December 13, 2001Date of Patent: September 9, 2003Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Fumihiko Arakawa, Takeshi Kusunoki, Keiichi Higeta
-
Publication number: 20030123309Abstract: In a dynamic-type semiconductor integrated circuit in which precharge and evaluation operations are preformed per cycle, an IDDQ test and a light detection test can be conducted during an evaluation period for facilitating diagnosis and failure analysis so as to increase test accuracy. The dynamic-type semiconductor integrated circuit operates in a normal operation mode or a test mode, wherein a switch therebetween is triggered by a mode selection signal. In the normal operation mode, the pulse width of an internal activation signal is controlled to be constant, i.e., invariable with an operation cycle time length. In the test mode, the pulse width of the internal activation signal is controlled to vary according to an operation cycle time length.Type: ApplicationFiled: February 10, 2003Publication date: July 3, 2003Applicant: Hitachi, Ltd.Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Fumihiko Arakawa, Takeshi Kusunoki, Keiichi Higeta
-
Publication number: 20020196053Abstract: To speed up the operation of a decoder circuit, reduce the power consumption of the decoder circuit and increase the cycle, each circuit such as a buffer, a predecoder and a main decoder in the decoder circuit is composed by a semiconductor logic circuit wherein the number of columns of transistors for pulling down at an output node is small even if the number of inputs is many and the true and a complementary output signal having approximately the same delay time are acquired and the output pulse length of each circuit in the decoder circuit is reduced.Type: ApplicationFiled: August 29, 2002Publication date: December 26, 2002Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Takeshi Kusunoki, Keiichi Higeta, Kunihiko Yamaguchi, Fumihiko Arakawa
-
Patent number: 6476644Abstract: A clocked logic gate circuit is constituted so that a switch unit is constituted by a logic block and a reference MOS transistor, the source of the reference MOS transistor is connected to one output of the logic block, the gate of the reference MOS transistor is connected to the other output of the logic block, and MOS transistors (input transistors) constituting the logic block are connected in parallel. With this arrangement, complementary inputs are not required and a driving MOS transistor and an input transistor (or a driving MOS transistor and a reference MOS transistor) can be connected in series. As a result, a circuit is obtained which is simpler than the double rail logic in constitution is facilitated and can be operated at a higher speed than a CMOS logic circuit and a path transistor logic circuit.Type: GrantFiled: November 30, 2000Date of Patent: November 5, 2002Assignee: Hitachi, Ltd.Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Noboru Masuda, Kenji Kaneko, Makoto Hanawa, Takeshi Kusunoki
-
Patent number: 6438050Abstract: A transmission circuit for transmitting a data signal between circuit units through a signal wire. The data signal is transmitted for precharging the signal wire to high potential during a precharge period and discharging it to low potential according to data transmitted during an evaluation period or keeping the signal wire as it is. Latch type Source-Coupled-Logic is configured so that a first node and a second node used as an output terminal to the next stage are respectively charged together to high potential during the precharge period. The second node is discharged according to a potential at the first node during the evaluation period, and the first node is discharged according to a potential on the signal wire. Thus, the operation of discharging the signal wire by the driver circuit can be sped up.Type: GrantFiled: January 8, 2002Date of Patent: August 20, 2002Assignees: Hitachi, Ltd., Hitachi Engineering Co., Ltd.Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Takeshi Kusunoki, Fumihiko Arakawa
-
Publication number: 20020097623Abstract: A semiconductor integrated circuit device includes a first variable delay circuit which delays a timing signal for activating a sense amplifier which is supplied with a signal read out from a memory array and amplifies the signal so that a timing difference between a dummy signal read out from a dummy memory cell and the timing signal of the sense amplifier is detected by a detection circuit to be made small in accordance with an output of the detection circuit, and a second variable delay circuit which adjusts a relative timing difference between the dummy signal and the timing signal of the sense amplifier.Type: ApplicationFiled: January 8, 2002Publication date: July 25, 2002Applicant: Hitachi, Ltd.Inventors: Takeshi Suzuki, Shigeru Nakahara, Keiichi Higeta, Takeshi Kusunoki
-
Publication number: 20020098602Abstract: In a dynamic-type semiconductor integrated circuit in which precharge and evaluation operations are preformed per cycle, an IDDQ test and a light detection test can be conducted during an evaluation period for facilitating diagnosis and failure analysis so as to increase test accuracy. The dynamic-type semiconductor integrated circuit operates in a normal operation mode or a test mode, wherein a switch therebetween is triggered by a mode selection signal. In the normal operation mode, the pulse width of an internal activation signal is controlled to be constant, i.e., invariable with an operation cycle time length. In the test mode, the pulse width of the internal activation signal is controlled to vary according to an operation cycle time length.Type: ApplicationFiled: December 13, 2001Publication date: July 25, 2002Applicant: Hitachi, Ltd.Inventors: Kazuo Kanetani, Hiroaki Nambu, Kaname Yamasaki, Fumihiko Arakawa, Takeshi Kusunoki, Keiichi Higeta