Patents by Inventor Takeshi Nogami
Takeshi Nogami has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11942426Abstract: A semiconductor structure including a first dielectric layer comprising a first conductive metal feature embedded in the first dielectric layer; and a second dielectric layer including a second conductive metal feature embedded in the second dielectric layer, the second conductive metal feature is above and directly contacts the first conductive metal feature, and an interface between the second conductive metal feature and the second dielectric layer includes a repeating scallop shape along its entire length.Type: GrantFiled: May 6, 2021Date of Patent: March 26, 2024Assignee: International Business Machines CorporationInventors: Son Nguyen, Takeshi Nogami, Balasubramanian Pranatharthiharan
-
Patent number: 11915966Abstract: A method of manufacturing a semiconductor device is provided. The method includes forming a first trench partially through a first substrate from a first side of the first substrate. The method also includes widening a bottom portion of the first trench to form a lateral footing area of the first trench. The method includes forming a first metallization in the first trench; forming a second trench through a second substrate from a second side of the second substrate to expose at least a portion of first metallization in an area corresponding to the lateral footing area of the first trench, the second side being opposite to the first side. The method also includes forming a second metallization in the second trench in contact with the first metallization.Type: GrantFiled: June 9, 2021Date of Patent: February 27, 2024Assignee: International Business Machines CorporationInventors: Ruilong Xie, Takeshi Nogami, Roy R. Yu, Balasubramanian Pranatharthiharan, Albert M. Young, Kisik Choi, Brent Anderson
-
Patent number: 11908734Abstract: A semiconductor fabrication method that uses a graphene etch stop is disclosed. The method comprises forming a first set of trenches and a second set of trenches in a substrate. The first set of trenches are narrower than the second set of trenches. The method further comprises forming a graphene layer in the first and second sets of trenches. The method further comprises depositing a first conductor in the first and second sets of trenches. The method further comprises removing the first conductor from the second set of trenches using an etching process. The graphene layer acts as an etch stop for the etching process. The method further comprises depositing a second conductor in the second set of trenches. The second conductor is different than the first conductor.Type: GrantFiled: October 6, 2021Date of Patent: February 20, 2024Assignee: International Business Machines CorporationInventors: Takeshi Nogami, Son Nguyen, Balasubramanian Pranatharthiharan
-
Publication number: 20240006237Abstract: Low capacitance and high reliability interconnect structures and methods of manufacture are disclosed. The method includes forming a copper based interconnect structure in an opening of a dielectric material. The method further includes forming a capping layer on the copper based interconnect structure. The method further includes oxidizing the capping layer and any residual material formed on a surface of the dielectric material. The method further includes forming a barrier layer on the capping layer by outdiffusing a material from the copper based interconnect structure to a surface of the capping layer. The method further includes removing the residual material, while the barrier layer on the surface of the capping layer protects the capping layer.Type: ApplicationFiled: September 14, 2023Publication date: January 4, 2024Inventors: Daniel C. Edelstein, Son V. Nguyen, Takeshi Nogami, Deepika Priyadarshini, Hosadurga Shobha
-
Publication number: 20230361038Abstract: Provided is a method for fabricating an interconnect. The method comprises forming a topological semi-metal layer. The method further comprises patterning the topological semi-metal layer to form one or more interconnects. The method further comprises forming a dielectric layer between the one or more interconnects. The method further comprises forming a hermetic dielectric cap layer on top of the one or more interconnects and the dielectric layer.Type: ApplicationFiled: July 18, 2023Publication date: November 9, 2023Inventors: Ching-Tzu Chen, Nicholas Anthony Lanzillo, Vijay Narayanan, Takeshi Nogami
-
Patent number: 11804405Abstract: Low capacitance and high reliability interconnect structures and methods of manufacture are disclosed. The method includes forming a copper based interconnect structure in an opening of a dielectric material. The method further includes forming a capping layer on the copper based interconnect structure. The method further includes oxidizing the capping layer and any residual material formed on a surface of the dielectric material. The method further includes forming a barrier layer on the capping layer by outdiffusing a material from the copper based interconnect structure to a surface of the capping layer. The method further includes removing the residual material, while the barrier layer on the surface of the capping layer protects the capping layer.Type: GrantFiled: December 20, 2021Date of Patent: October 31, 2023Assignee: Tessera LLCInventors: Daniel C. Edelstein, Son V. Nguyen, Takeshi Nogami, Deepika Priyadarshini, Hosadurga Shobha
-
Publication number: 20230335438Abstract: An etch back air gap (EBAG) process is provided. The EBAG process includes forming an initial structure that includes a dielectric layer disposed on a substrate and a liner disposed to line a trench defined in the dielectric layer. The process further includes impregnating a metallic interconnect material with dopant materials, filling a remainder of the trench with the impregnated metallic interconnect materials to form an intermediate structure and drive-out annealing of the intermediate structure. The drive-out annealing of the intermediate structure serves to drive the dopant materials out of the impregnated metallic interconnect materials and thereby forms a chemical- and plasma-attack immune material.Type: ApplicationFiled: November 22, 2022Publication date: October 19, 2023Inventors: Benjamin D. Briggs, Elbert Huang, Takeshi Nogami, Christopher J. Penny
-
Patent number: 11749602Abstract: Provided is a method for fabricating an interconnect. The method comprises forming a topological semi-metal layer. The method further comprises patterning the topological semi-metal layer to form one or more interconnects. The method further comprises forming a dielectric layer between the one or more interconnects. The method further comprises forming a hermetic dielectric cap layer on top of the one or more interconnects and the dielectric layer.Type: GrantFiled: November 17, 2020Date of Patent: September 5, 2023Assignee: International Business Machines CorporationInventors: Ching-Tzu Chen, Nicholas Anthony Lanzillo, Vijay Narayanan, Takeshi Nogami
-
Publication number: 20230154784Abstract: A semiconductor device is provided. The semiconductor device includes a protective liner, and a buried power rail on a first portion of the protective liner, wherein the protective liner is on opposite sides of the buried power rail. The semiconductor device further includes a source/drain on a second portion of the protective liner, wherein the source/drain is offset from the buried power rail, and a source/drain contact on the source/drain and in electrical communication with the buried power rail.Type: ApplicationFiled: November 17, 2021Publication date: May 18, 2023Inventors: Ruilong Xie, Julien Frougier, Takeshi Nogami, Roy R. Yu, Balasubramanian S. Pranatharthi Haran
-
Publication number: 20230133157Abstract: A method of fabricating a semiconductor device comprises forming backside power rails in a dielectric layer arranged above a backside interlayer dielectric (BILD) layer or a semiconductor layer, forming a trench that extends through the BILD layer or the semiconductor layer and partly through the dielectric layer between the backside power rails, depositing a plurality of layers to form a backside metal-insulator-metal (MIM) capacitor in the trench, and forming a first contact to a first metal layer of the plurality of layers. Forming the first contact comprises forming first recesses in a second metal layer of the plurality of layers, and filling the first recesses with an insulative material. The method further comprises forming a second contact to the second metal layer. Forming the second contact comprises forming second recesses in the first metal layer, and filling the second recesses with the insulative material.Type: ApplicationFiled: November 4, 2021Publication date: May 4, 2023Inventors: Ruilong XIE, Takeshi NOGAMI, Roy R. YU, Balasubramanian PRANATHARTHIHARAN, Chih-Chao YANG
-
Publication number: 20230106397Abstract: A semiconductor fabrication method that uses a graphene etch stop is disclosed. The method comprises forming a first set of trenches and a second set of trenches in a substrate. The first set of trenches are narrower than the second set of trenches. The method further comprises forming a graphene layer in the first and second sets of trenches. The method further comprises depositing a first conductor in the first and second sets of trenches. The method further comprises removing the first conductor from the second set of trenches using an etching process. The graphene layer acts as an etch stop for the etching process. The method further comprises depositing a second conductor in the second set of trenches. The second conductor is different than the first conductor.Type: ApplicationFiled: October 6, 2021Publication date: April 6, 2023Inventors: Takeshi Nogami, SON NGUYEN, Balasubramanian Pranatharthiharan
-
Publication number: 20230104164Abstract: Embodiments of the invention include a multi-layer integrated circuit (IC) structure having a back-end-of-line (BEOL) region that includes a dielectric. A single damascene interconnect is in the BEOL region, wherein the single damascene interconnect includes a first line structure in a first line trench of the BEOL region; and a via structure in a via trench of the BEOL region. The first line structure includes a first line element and a first liner. The via structure includes a via element and a via liner. The first line element is physically coupled to inner walls of the first line trench through the first liner. The via element is physically coupled to inner walls of the via trench through the via liner. The first line element is physically coupled and electrically coupled to the via element at a first-line-via interface.Type: ApplicationFiled: October 5, 2021Publication date: April 6, 2023Inventors: Takeshi Nogami, Balasubramanian Pranatharthiharan, Prasad Bhosale
-
Publication number: 20230094466Abstract: A semiconductor structure includes a substrate and a first field effect transistor (FET) formed on the substrate; the first FET includes a first FET first source-drain region, a first FET second source-drain region, a first FET gate between the first and second source-drain regions, and a first FET channel region adjacent the first FET gate and between the first FET first and second source-drain regions. Also included is a buried power rail, buried in the substrate, having a top at a level lower than the first FET channel region, and having buried power rail sidewalls. A first FET shared contact is electrically interconnected with the buried power rail and the first FET second source-drain region, and a first FET electrically isolating region is adjacent the buried power rail sidewalls and separates the buried power rail from the substrate.Type: ApplicationFiled: September 27, 2021Publication date: March 30, 2023Inventors: Julien Frougier, Nicolas Loubet, Sagarika Mukesh, PRASAD BHOSALE, Ruilong Xie, Andrew Herbert Simon, Takeshi Nogami, Lawrence A. Clevenger, Roy R. Yu, Andrew M. Greene, Daniel Charles Edelstein
-
Publication number: 20230093101Abstract: A semiconductor device includes a dielectric isolation layer, a plurality of gates formed above the dielectric isolation layer, a plurality of source/drain regions above the dielectric isolation layer between the plurality of gates, and at least one contact placeholder for a backside contact. The at least one contact placeholder contacts a bottom surface of a first source/drain region of the plurality of source/drain regions. The semiconductor device further includes at least one backside contact contacting a bottom surface of a second source/drain region of the plurality of source/drain regions, and a buried power rail arranged beneath, and contacting the at least one backside contact.Type: ApplicationFiled: September 22, 2021Publication date: March 23, 2023Inventors: Ruilong XIE, Brent ANDERSON, Albert M. YOUNG, Kangguo CHENG, Julien FROUGIER, Balasubramanian PRANATHARTHIHARAN, Roy R. YU, Takeshi NOGAMI
-
Patent number: 11587830Abstract: An etch back air gap (EBAG) process is provided. The EBAG process includes forming an initial structure that includes a dielectric layer disposed on a substrate and a liner disposed to line a trench defined in the dielectric layer. The process further includes impregnating a metallic interconnect material with dopant materials, filling a remainder of the trench with the impregnated metallic interconnect materials to form an intermediate structure and drive-out annealing of the intermediate structure. The drive-out annealing of the intermediate structure serves to drive the dopant materials out of the impregnated metallic interconnect materials and thereby forms a chemical- and plasma-attack immune material.Type: GrantFiled: August 31, 2020Date of Patent: February 21, 2023Assignee: TESSERA LLCInventors: Benjamin D. Briggs, Elbert Huang, Takeshi Nogami, Christopher J. Penny
-
Publication number: 20220399224Abstract: A method of manufacturing a semiconductor device is provided. The method includes forming a first trench partially through a first substrate from a first side of the first substrate. The method also includes widening a bottom portion of the first trench to form a lateral footing area of the first trench. The method includes forming a first metallization in the first trench; forming a second trench through a second substrate from a second side of the second substrate to expose at least a portion of first metallization in an area corresponding to the lateral footing area of the first trench, the second side being opposite to the first side. The method also includes forming a second metallization in the second trench in contact with the first metallization.Type: ApplicationFiled: June 9, 2021Publication date: December 15, 2022Inventors: Ruilong Xie, Takeshi Nogami, Roy R. Yu, Balasubramanian Pranatharthiharan, Albert M. Young, Kisik Choi, Brent Anderson
-
Publication number: 20220359390Abstract: A semiconductor structure including a first dielectric layer comprising a first conductive metal feature embedded in the first dielectric layer; and a second dielectric layer including a second conductive metal feature embedded in the second dielectric layer, the second conductive metal feature is above and directly contacts the first conductive metal feature, and an interface between the second conductive metal feature and the second dielectric layer includes a repeating scallop shape along its entire length.Type: ApplicationFiled: May 6, 2021Publication date: November 10, 2022Inventors: SON NGUYEN, Takeshi Nogami, Balasubramanian Pranatharthiharan
-
Publication number: 20220301878Abstract: A method of manufacturing a semiconductor device is provided. The method includes forming a first recess partially through a substrate from a first side of the substrate, forming a dielectric layer in the first recess, forming a second recess partially through the dielectric layer from the first side of the substrate, and forming a buried power rail (BPR) in the second recess of the dielectric layer. The method also includes thinning the substrate from a second side of the substrate to a level of the dielectric layer, the second side of the substrate being opposite to the first side of the substrate.Type: ApplicationFiled: March 18, 2021Publication date: September 22, 2022Inventors: Ruilong Xie, Balasubramanian Pranatharthiharan, Mukta Ghate Farooq, Julien Frougier, Takeshi Nogami, Roy R. Yu, Kangguo Cheng
-
Patent number: 11400547Abstract: A laser machine includes a scanner configured to irradiate a workpiece with a laser beam, a robot configured to move the scanner, a robot controller configured to control the robot, and a scanner controller configured to control the scanner so as to control an irradiation position of the laser beam. The scanner controller includes a learned model obtained through supervised learning based on training data including, as input data, drive information relating to the robot at times when the scanner is moved in advance in a plurality of directions and speeds, and as correct data, actual position data and actual posture data of the attached scanner at the times. The actual position data and the actual posture data are calculated on the basis of the drive information relating to the robot in the learned model, and a robot movement consideration/calculation unit compensates the irradiation position of the laser beam.Type: GrantFiled: January 6, 2020Date of Patent: August 2, 2022Assignee: FANUC CORPORATIONInventor: Takeshi Nogami
-
Patent number: 11348872Abstract: A semiconductor device is provided and includes first and second dielectrics, first and second conductive elements, a self-formed-barrier (SFB) and a liner. The first and second dielectrics are disposed with one of first-over-second dielectric layering and second-over-first dielectric layering. The first and second conductive elements are respectively suspended at least partially within a lower one of the first and second dielectrics and at least partially within the other one of the first and second dielectrics. The self-formed-barrier (SFB) is formed about a portion of one of the first and second conductive elements which is suspended in the second dielectric. The liner is deposited about a portion of the other one of the first and second conductive elements which is partially suspended in the first dielectric.Type: GrantFiled: November 21, 2019Date of Patent: May 31, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Benjamin D. Briggs, Lawrence A. Clevenger, Nicholas A. Lanzillo, Takeshi Nogami, Christopher J. Penny, Michael Rizzolo