Patents by Inventor Takuji Oda

Takuji Oda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7527658
    Abstract: A method of manufacturing displays, includes at least forming a metal pattern on a surface of an insulating substrate, forming an insulating film on the metal pattern, forming a pattern of a photosensitive resin on the insulating film, and forming a contact hole in the insulating film with the film of a photosensitive resin used as a mask. The forming a contact hole is a dry etching method in which an electric field is generated between a pair of opposed electrodes after an insulating substrate has been mounted on one electrode that includes aluminum in at least a surface thereof. The dry etching method includes forming a contact hole in the insulating film with an outer circumferential portion, which surrounds a region on which the insulating substrate is mounted, of the one electrode covered with an insulating material.
    Type: Grant
    Filed: July 13, 2005
    Date of Patent: May 5, 2009
    Assignee: Mitsubishi Denki Kabushiki Kaisha
    Inventors: Terushige Hino, Kazuaki Tanoue, Eiji Shibata, Takuji Oda
  • Publication number: 20060014395
    Abstract: A method of manufacturing displays, includes at least forming a metal pattern on a surface of an insulating substrate, forming an insulating film on the metal pattern, forming a pattern of a photosensitive resin on the insulating film, and forming a contact hole in the insulating film with the film of a photosensitive resin used as a mask. The forming a contact hole is a dry etching method in which an electric field is generated between a pair of opposed electrodes after an insulating substrate has been mounted on one electrode that includes aluminum in at least a surface thereof. The dry etching method includes forming a contact hole in the insulating film with an outer circumferential portion, which surrounds a region on which the insulating substrate is mounted, of the one electrode covered with an insulating material.
    Type: Application
    Filed: July 13, 2005
    Publication date: January 19, 2006
    Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA
    Inventors: Terushige Hino, Kazuaki Tanoue, Eiji Shibata, Takuji Oda
  • Patent number: 6461977
    Abstract: An improved etching method allowing the formation of a silicon nitride film with an adequate film thickness at the sidewall portion of a pattern is disclosed. A silicon nitride film formed to cover a stepped pattern is dry-etched, employing plasma of mixed gases containing CH2F2 and O2. As a result, a sidewall spacer of the silicon nitride film is formed at the sidewall of the pattern in a self-aligned manner.
    Type: Grant
    Filed: October 13, 1999
    Date of Patent: October 8, 2002
    Assignees: Mitsubishi Denki Kabushiki Kaisha, Ryoden Semiconductor System Engineering Corporation
    Inventors: Hiroshi Matsuo, Takuji Oda, Yuichi Yokoyama, Kiyoshi Maeda, Shinya Inoue, Yuji Yamamoto
  • Patent number: 6444515
    Abstract: A hard mask insulating layer is formed on a gate electrode which is formed on a main surface of a silicon substrate with a gate insulating layer interposed. An SiN sidewall spacer is directly formed on a thin SiO2 layer which is formed to cover a side surface of the gate electrode. A contact hole is formed to penetrate an interlayer insulating layer formed on an SiN stopper layer and reach the main surface of the silicon substrate.
    Type: Grant
    Filed: January 18, 2001
    Date of Patent: September 3, 2002
    Assignees: Mitsubishi Denki Kabushiki Kaisha, Ryoden Semiconductor System Engineering Corporation
    Inventors: Hiroshi Matsuo, Yuichi Yokoyama, Takuji Oda, Kiyoshi Maeda, Shinya Inoue, Yuji Yamamoto
  • Publication number: 20010019156
    Abstract: A hard mask insulating layer is formed on a gate electrode which is formed on a main surface of a silicon substrate with a gate insulating layer interposed. An SiN sidewall spacer is directly formed on a thin SiO2 layer which is formed to cover a side surface of the gate electrode. A contact hole is formed to penetrate an interlayer insulating layer formed on an SiN stopper layer and reach the main surface of the silicon substrate.
    Type: Application
    Filed: January 18, 2001
    Publication date: September 6, 2001
    Applicant: Mitsubishi Denki Kabushiki Kaisha
    Inventors: Hiroshi Matsuo, Yuichi Yokoyama, Takuji Oda, Kiyoshi Maeda, Shinya Inoue, Yuji Yamamoto
  • Patent number: 6249015
    Abstract: A hard mask insulating layer is formed on a gate electrode which is formed on a main surface of a silicon substrate with a gate insulating layer interposed. An SiN sidewall spacer is directly formed on a thin SiO2 layer which is formed to cover a side surface of the gate electrode. A contact hole is formed to penetrate an interlayer insulating layer formed on an SiN stopper layer and reach the main surface of the silicon substrate.
    Type: Grant
    Filed: July 15, 1998
    Date of Patent: June 19, 2001
    Assignees: Mitsubishi Denki Kabushiki Kaisha, Ryoden Semiconductor System Engineering Corporation
    Inventors: Hiroshi Matsuo, Yuichi Yokoyama, Takuji Oda, Kiyoshi Maeda, Shinya Inoue, Yuji Yamamoto
  • Patent number: 6236538
    Abstract: A magnetic structure and a magnetic head capable of reducing the size thereof and raising the degree of integration is disclosed which has a structure including a substrate having a plurality of ridge-like projections each having slant side-surfaces; the substrate having thereon: a first conductive passage consisting of a plurality of parallel and conductive passages each of which is formed on opposing slant surfaces of adjacent projections and on the bottom surface between the slant surfaces; a first insulating layer stacked on the first conductive passage and the substrate; a magnetic core made of magnetic material enclosed in a groove-shape recess formed by the adjacent projections and the bottom surface; a second insulating layer stacked on the magnetic core; and a second conductive passage formed on the second insulating layer to sequentially connect ends of the first conductive passage to form a helical coil, wherein the magnetic core is separated by the projection so that a plurality of coils are integ
    Type: Grant
    Filed: October 14, 1993
    Date of Patent: May 22, 2001
    Assignee: Mitsubishi Denki Kabushiki Kaisha
    Inventors: Naoshi Yamada, Hitoshi Ohta, Hiroshi Fukumoto, Naoya Tanaka, Yuichi Yoshida, Takuji Oda
  • Patent number: 5994227
    Abstract: An improved etching method allowing the formation of a silicon nitride film with an adequate film thickness at the sidewall portion of a pattern is disclosed. A silicon nitride film formed to cover a stepped pattern is dry-etched, employing plasma of mixed gases containing CH.sub.2 F.sub.2 and O.sub.2. As a result, a sidewall spacer of the silicon nitride film is formed at the sidewall of the pattern in a self-aligned manner.
    Type: Grant
    Filed: July 20, 1998
    Date of Patent: November 30, 1999
    Assignees: Mitsubishi Denki Kabushiki Kaisha, Ryoden Semiconductor System Engineering Corporation
    Inventors: Hiroshi Matsuo, Takuji Oda, Yuichi Yokoyama, Kiyoshi Maeda, Shinya Inoue, Yuji Yamamoto
  • Patent number: 5883760
    Abstract: A magnetic structure and a magnetic head capable of reducing the size thereof and raising the degree of integration is disclosed which has a structure including a substrate having a plurality of ridge-like projections each having slant side-surfaces; the substrate having thereon: a first conductive passage consisting of a plurality of parallel and conductive passages each of which is formed on opposing slant surfaces of adjacent projections and on the bottom surface between the slant surfaces; a first insulating layer stacked on the first conductive passage and the substrate; a magnetic core made of magnetic material enclosed in a groove-shape recess formed by the adjacent projections and the bottom surface; a second insulating layer stacked on the magnetic core; and a second conductive passage formed on the second insulating layer to sequentially connect ends of the first conductive passage to form a helical coil, wherein the magnetic core is separated by the projection so that a plurality of coils are integ
    Type: Grant
    Filed: March 28, 1997
    Date of Patent: March 16, 1999
    Assignee: Mitsubishi Denki Kabushiki Kaisha
    Inventors: Naoshi Yamada, Hitoshi Ohta, Hiroshi Fukumoto, Naoya Tanaka, Yuichi Yoshida, Takuji Oda
  • Patent number: 5403989
    Abstract: In a color cathode-ray tube, only a foreign matter adhering to a shadow mask is removed effectively without thermal deformation of the shadow mask or thermal denaturation of phosphors.An electron beam produced by an electron gun incorporated in a cathode-ray tube itself is scanned or irradiated to all over a shadow mask of the color cathode-ray tube. The radiant state of a fluorescent screen at this stage is checked to detect a foreign matter adhering to the shadow mask. The electron beam is deflected to align with the position at which the foreign matter is detected, and then irradiated to the foreign matter in the form of pulses. Thus, the foreign matter is heated and removed.
    Type: Grant
    Filed: March 24, 1993
    Date of Patent: April 4, 1995
    Assignee: Mitsubishi Denki Kabushiki Kaisha
    Inventors: Hiroaki Tobuse, Tomoyuki Kanda, Yasusi Hisaoka, Shigeo Sasaki, Minoru Kobayashi, Takuji Oda, Ryuji Ueda, Akio Yoshida, Tadayoshi Owaki, Akihiko Yamasaki, Masaaki Kinoshita, Toshiaki Fukunishi