Patents by Inventor Takuji Yamamura
Takuji Yamamura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11430653Abstract: A method of manufacturing a high electron mobility transistor in a furnace, the method including steps of: forming a first SiN film on a surface of a semiconductor stack consisting of a nitride semiconductor and including a barrier layer by a low pressure chemical vapor deposition method at a first furnace temperature of 700° C. or more and 900° C. or less; forming an interface oxide layer on the first SiN film by moisture and oxygen in the furnace at a second furnace temperature of 700° C. or more and 900° C. or less and a furnace pressure to 1 Pa or lower; and forming a second SiN film on the interface oxide layer by the low pressure chemical vapor deposition method at a third furnace temperature of 700° C. or more and 900° C. or less.Type: GrantFiled: September 29, 2020Date of Patent: August 30, 2022Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Takuji Yamamura, Kenya Nishiguchi, Kazuhide Sumiyoshi
-
Publication number: 20210104395Abstract: A method of manufacturing a high electron mobility transistor, comprising steps of: forming a first SiN film on a surface of a semiconductor stack consisting of a nitride semiconductor and including a barrier layer by a low pressure chemical vapor deposition method at a first furnace temperature of 700° C. or more and 900° C. or less; forming an interface oxide layer on the first SiN film by moisture and oxygen in the furnace at a second furnace temperature of 700° C. or more and 900° C. or less and a furnace pressure to 1 Pa or lower; and forming a second SiN film on the interface oxide layer by the low pressure chemical vapor deposition method at a third furnace temperature of 700° C. or more and 900° C. or less.Type: ApplicationFiled: September 29, 2020Publication date: April 8, 2021Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Takuji YAMAMURA, Kenya NISHIGUCHI, Kazuhide SUMIYOSHI
-
Patent number: 9324649Abstract: Certain embodiments provide a semiconductor device including a semiconductor substrate, a side wall portion, a cap substrate, a plurality of external connection terminals, and a ground conductor. The semiconductor substrate includes a semiconductor element on its front surface. The side wall portion has conductivity and is provided on the front surface of the semiconductor substrate so as to surround the semiconductor element. The cap substrate is provided on the side wall portion so as to be electrically connected to the side wall portion. Each of the plurality of external connection terminals is provided on a back surface of the semiconductor substrate so as to be electrically connected to the semiconductor element. The ground conductor is provided to be electrically connected to the side wall portion on the entire back surface of the semiconductor substrate except an area in which the plurality of external connection terminals is provided.Type: GrantFiled: June 20, 2014Date of Patent: April 26, 2016Assignee: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Publication number: 20160079403Abstract: A field effect transistor includes a multilayer body, a finger source electrode, a finger drain electrode, a finger gate electrode, an insulating layer, and a source field plate. A finger gate electrode includes a bottom part. The bottom part has a first side surface and a second side surface. A source field plate includes a finger part and an interconnect part. A side surface of the finger part is provided between the second side surface of the finger gate electrode and the finger drain electrode. A source terminal electrode covers the finger source electrode and a tip part of the interconnect part. A side surface of the finger source electrode has an opening recessed from the first side surface. And the tip part is extended to a part of the insulating layer exposed in the opening.Type: ApplicationFiled: June 3, 2015Publication date: March 17, 2016Applicant: Kabushiki Kaisha ToshibaInventor: Takuji YAMAMURA
-
Publication number: 20150179782Abstract: A field effect transistor includes: a stacked body; a finger source electrode; a finger drain electrode; a finger gate electrode; an insulating layer; and a source field plate. The finger drain electrode is provided on parallel to the finger source electrode. The finger gate electrode has a first side surface on the finger source electrode side, a second side surface on the finger drain electrode side, and an upper surface, and is provided in parallel to the finger source electrode. The insulating layer covers the surface of the stacked body and the finger gate electrode. The source field plate includes a bottom part, an upper part and a connection part. Length of the upper part is larger than length of the bottom part in a cross section perpendicular to the finger gate electrode.Type: ApplicationFiled: August 7, 2014Publication date: June 25, 2015Applicant: Kabushiki Kaisha ToshibaInventor: Takuji YAMAMURA
-
Publication number: 20150076701Abstract: Certain embodiments provide a semiconductor device including a semiconductor substrate, a side wall portion, a cap substrate, a plurality of external connection terminals, and a ground conductor. The semiconductor substrate includes a semiconductor element on its front surface. The side wall portion has conductivity and is provided on the front surface of the semiconductor substrate so as to surround the semiconductor element. The cap substrate is provided on the side wall portion so as to be electrically connected to the side wall portion. Each of the plurality of external connection terminals is provided on a back surface of the semiconductor substrate so as to be electrically connected to the semiconductor element. The ground conductor is provided to be electrically connected to the side wall portion on the entire back surface of the semiconductor substrate except an area in which the plurality of external connection terminals is provided.Type: ApplicationFiled: June 20, 2014Publication date: March 19, 2015Applicant: Kabushiki Kaisha ToshibaInventor: Takuji YAMAMURA
-
Publication number: 20150028427Abstract: A semiconductor device includes: a substrate; a gate electrode which is arranged on a first surface of the substrate and has a plurality of gate finger electrodes, a source electrode which is arranged on the first surface of the substrate and has a plurality of source finger electrodes, the source finger electrode is close to the gate finger electrode; a drain electrode which is arranged on the first surface of the substrate and has a plurality of drain finger electrodes, the drain finger electrode faces the source finger electrode via the gate finger electrode; and a shield plate electrode which is arranged on the drain finger electrode and the first surface of the substrate between the gate finger electrode and the drain finger electrode via an insulating layer, is short-circuited to the source finger electrode, and shields electrically the gate finger electrode and the drain finger electrode from each other.Type: ApplicationFiled: June 30, 2014Publication date: January 29, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Takuji YAMAMURA
-
Patent number: 8890263Abstract: A semiconductor device has a shield plate electrode short-circuited to a source electrode near the drain electrode. The shield plate electrode is connected to the source terminal electrode which has a VIA hole via the first line of air-bridge structure or overlay structure.Type: GrantFiled: February 26, 2013Date of Patent: November 18, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Publication number: 20140299946Abstract: A semiconductor device concerning an embodiment is provided with a semiconductor layer, an impurity-doped layer selectively formed on the semiconductor layer, and a drain electrode formed on the impurity-doped layer. The semiconductor device is further provided with a source electrode which is formed and isolated from the drain electrode, and a gate electrode which is formed between the source electrode and the drain electrode. The semiconductor device is provided with an insulating film which is formed between the gate electrode and the drain electrode, and a shielding plate which is formed on the insulating film and is electrically connected to the source electrode. At least a part of the shielding plate is formed above an extending portion of the impurity-doped layer which extends in the direction to the gate electrode from the drain electrode.Type: ApplicationFiled: June 20, 2014Publication date: October 9, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Publication number: 20140239356Abstract: A semiconductor device concerning an embodiment is provided with a semiconductor layer, an impurity-doped layer selectively formed on the semiconductor layer, and a drain electrode formed on the impurity-doped layer. The semiconductor device is further provided with a source electrode which is formed and isolated from the drain electrode, and a gate electrode which is formed between the source electrode and the drain electrode. The semiconductor device is provided with an insulating film which is formed between the gate electrode and the drain electrode, and a shielding plate which is formed on the insulating film and is electrically connected to the source electrode. At least a part of the shielding plate is formed above an extending portion of the impurity-doped layer which extends in the direction to the gate electrode from the drain electrode.Type: ApplicationFiled: September 5, 2013Publication date: August 28, 2014Inventor: Takuji YAMAMURA
-
Patent number: 8816393Abstract: A semiconductor device has a shield plate electrode connected to a source terminal electrode near a drain electrode. The source terminal electrode is arranged between an active region AA and a drain terminal electrode, and a shield plate electrode is connected to the source terminal electrode.Type: GrantFiled: February 26, 2013Date of Patent: August 26, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Patent number: 8779470Abstract: A semiconductor device, comprising: a substrate; a plurality of gate finger electrodes which are arranged on the substrate; a plurality of source finger electrodes which are arranged on the substrate, each source finger electrode is close to the gate finger electrode; a plurality of drain finger electrodes which are arranged on the substrate, each drain finger electrode faces the source finger electrode via the gate finger electrode; a shield plate electrode which is arranged via an insulating layer over the drain finger electrode and the first surface of the substrate between the gate finger electrode and the drain finger electrode, is short-circuited to the source finger electrode, and shields electrically the gate finger electrode and the drain finger electrode from each other; and a slot VIA hole which is formed in the substrate under the source finger electrode and is connected to the source finger electrode.Type: GrantFiled: February 26, 2013Date of Patent: July 15, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Publication number: 20130228790Abstract: A semiconductor device, comprising: a substrate; a plurality of gate finger electrodes which are arranged on the substrate; a plurality of source finger electrodes which are arranged on the substrate, each source finger electrode is close to the gate finger electrode; a plurality of drain finger electrodes which are arranged on the substrate, each drain finger electrode faces the source finger electrode via the gate finger electrode; a shield plate electrode which is arranged via an insulating layer over the drain finger electrode and the first surface of the substrate between the gate finger electrode and the drain finger electrode, is short-circuited to the source finger electrode, and shields electrically the gate finger electrode and the drain finger electrode from each other; and a slot VIA hole which is formed in the substrate under the source finger electrode and is connected to the source finger electrode.Type: ApplicationFiled: February 26, 2013Publication date: September 5, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Publication number: 20130228788Abstract: A semiconductor device includes: a substrate; a gate electrode which is arranged on a first surface of the substrate and has a plurality of gate finger electrodes, a source electrode which is arranged on the first surface of the substrate and has a plurality of source finger electrodes, the source finger electrode is close to the gate finger electrode; a drain electrode which is arranged on the first surface of the substrate and has a plurality of drain finger electrodes, the drain finger electrode faces the source finger electrode via the gate finger electrode; and a shield plate electrode which is arranged on the drain finger electrode and the first surface of the substrate between the gate finger electrode and the drain finger electrode via an insulating layer, is short-circuited to the source finger electrode, and shields electrically the gate finger electrode and the drain finger electrode from each other.Type: ApplicationFiled: February 26, 2013Publication date: September 5, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Takuji YAMAMURA
-
Publication number: 20130228789Abstract: A semiconductor device has a shield plate electrode short-circuited to a source electrode near the drain electrode. The shield plate electrode is connected to the source terminal electrode which has a VIA hole via the first line of air-bridge structure or overlay structure.Type: ApplicationFiled: February 26, 2013Publication date: September 5, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Takuji YAMAMURA
-
Publication number: 20130228787Abstract: A semiconductor device has a shield plate electrode connected to a source terminal electrode near a drain electrode. The source terminal electrode is arranged between an active region AA and a drain terminal electrode, and a shield plate electrode is connected to the source terminal electrode.Type: ApplicationFiled: February 26, 2013Publication date: September 5, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Takuji YAMAMURA
-
Patent number: 7977166Abstract: A semiconductor device and a fabrication method for the semiconductor device which can remove the sacrifice layer deposited on the semiconductor device surface in a short time and whose manufacturing yield can be improved are provided. The semiconductor device and the fabrication method for the semiconductor device includes a field effect transistor 4 including a gate electrode 1, a drain electrode 2, and a source electrode 3 formed on a semiconductor substrate; and a hollow protective film 5 for covering the gate electrode 1, the drain electrode 2, and the source electrode 3, and being provided on the semiconductor substrate 4A.Type: GrantFiled: March 10, 2010Date of Patent: July 12, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Publication number: 20100167473Abstract: A semiconductor device and a fabrication method for the semiconductor device which can remove the sacrifice layer deposited on the semiconductor device surface in a short time and whose manufacturing yield can be improved are provided. The semiconductor device and the fabrication method for the semiconductor device includes a field effect transistor 4 including a gate electrode 1, a drain electrode 2, and a source electrode 3 formed on a semiconductor substrate; and a hollow protective film 5 for covering the gate electrode 1, the drain electrode 2, and the source electrode 3, and being provided on the semiconductor substrate 4A.Type: ApplicationFiled: March 10, 2010Publication date: July 1, 2010Applicant: Kabushiki Kaisha ToshibaInventor: Takuji YAMAMURA
-
Patent number: 7728389Abstract: A semiconductor device and a fabrication method for the semiconductor device which can remove the sacrifice layer deposited on the semiconductor device surface in a short time and whose manufacturing yield can be improved are provided. The semiconductor device and the fabrication method for the semiconductor device includes a field effect transistor 4 including a gate electrode 1, a drain electrode 2, and a source electrode 3 formed on a semiconductor substrate; and a hollow protective film 5 for covering the gate electrode 1, the drain electrode 2, and the source electrode 3, and being provided on the semiconductor substrate 4A.Type: GrantFiled: January 9, 2009Date of Patent: June 1, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Publication number: 20090242947Abstract: A semiconductor device and a fabrication method for the semiconductor device which can remove the sacrifice layer deposited on the semiconductor device surface in a short time and whose manufacturing yield can be improved are provided. The semiconductor device and the fabrication method for the semiconductor device includes a field effect transistor 4 including a gate electrode 1, a drain electrode 2, and a source electrode 3 formed on a semiconductor substrate; and a hollow protective film 5 for covering the gate electrode 1, the drain electrode 2, and the source electrode 3, and being provided on the semiconductor substrate 4A.Type: ApplicationFiled: January 9, 2009Publication date: October 1, 2009Applicant: Kabushiki Kaisha ToshibaInventor: Takuji YAMAMURA