Patents by Inventor Taner Sumesaglam
Taner Sumesaglam has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240086352Abstract: An improved circuit for crosstalk cancellation may be used to provide improved receiver crosstalk cancelation. These solutions may include a high-pass filter that is configured to be matched to victim path. These solutions may reduce or eliminate the use of a unity gain buffer and in-line high-pass filter, which may reduce design complexity and improve performance. These solutions provide crosstalk cancellation that requires less power, is less complex, is less sensitive to temperature and voltage, and is more effective at providing crosstalk cancellation. This improved crosstalk cancellation further provides channel eye height improvement, reduced EHI temperature sensitivity, reduced EHI voltage sensitivity, reduced design complexity, and reduced silicon circuit area.Type: ApplicationFiled: September 12, 2022Publication date: March 14, 2024Inventor: Taner Sumesaglam
-
Publication number: 20170194974Abstract: Described herein is a phase-locked loop including a phase detector, a charge pump, a filter, and a self-biased voltage-controlled oscillator having an oscillating frequency controlled by a control signal. The self-biased voltage-controlled oscillator includes a first differentiator and a second differentiator. The second differentiator has an input node coupled to the output node of the first differentiator, and an output node coupled to the input node of the first differentiator. In one embodiment, each of the first and the second differentiators has adjustable resistance and/or capacitance, and the oscillating frequency of the voltage-controlled oscillator is independent of power supply provided to the first and the second differentiators.Type: ApplicationFiled: October 24, 2016Publication date: July 6, 2017Inventor: Taner Sumesaglam
-
Patent number: 9490823Abstract: Described herein is a self-biased oscillator. The self-biased oscillator comprises a first differentiator with adjustable resistance or capacitance, the first differentiator having an output node and an input node; and a second differentiator with adjustable resistance or capacitance, the second differentiator having an input node coupled to the output node of the first differentiator, and having an output node coupled to the input node of the first differentiator.Type: GrantFiled: March 19, 2012Date of Patent: November 8, 2016Assignee: Intel CorporationInventor: Taner Sumesaglam
-
Publication number: 20130271227Abstract: Described herein is a self-biased oscillator. The self-biased oscillator comprises a first differentiator with adjustable resistance or capacitance, the first differentiator having an output node and an input node; and a second differentiator with adjustable resistance or capacitance, the second differentiator having an input node coupled to the output node of the first differentiator, and having an output node coupled to the input node of the first differentiator.Type: ApplicationFiled: March 19, 2012Publication date: October 17, 2013Inventor: Taner Sumesaglam
-
Patent number: 8213887Abstract: In one embodiment, the present invention includes a pre-driver to receive data of a first clock phase and to pre-drive the data, a driver coupled to the pre-driver to drive the data onto a link operable to be coupled to a receiver, and an offset driver to drive an offset value associated with the first clock phase onto the link with the data. Other embodiments are described and claimed.Type: GrantFiled: June 22, 2011Date of Patent: July 3, 2012Assignee: Intel CorporationInventors: Taner Sumesaglam, Aaron Martin
-
Publication number: 20110255581Abstract: In one embodiment, the present invention includes a pre-driver to receive data of a first clock phase and to pre-drive the data, a driver coupled to the pre-driver to drive the data onto a link operable to be coupled to a receiver, and an offset driver to drive an offset value associated with the first clock phase onto the link with the data. Other embodiments are described and claimed.Type: ApplicationFiled: June 22, 2011Publication date: October 20, 2011Inventors: Taner Sumesaglam, Aaron Martin
-
Patent number: 8031763Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for an automatic tuning circuit for a continuous-time equalizer (CTE). In some embodiments, the automatic tuning circuit automatically tunes the magnitude response as a function of frequency of the CTE.Type: GrantFiled: December 28, 2006Date of Patent: October 4, 2011Assignee: Intel CorporationInventor: Taner Sumesaglam
-
Patent number: 8000672Abstract: In one embodiment, the present invention includes a receiver having two complementary input sense amplifiers to receive, amplify and latch a differential signal and to output complementary stage differential output signals to a latch coupled to receive and combine the n? them into a latched differential output signal. Other embodiments are described and claimed.Type: GrantFiled: October 29, 2007Date of Patent: August 16, 2011Assignee: Intel CorporationInventor: Taner Sumesaglam
-
Patent number: 7979039Abstract: In one embodiment, the present invention includes a pre-driver to receive data of a first clock phase and to pre-drive the data, a driver coupled to the pre-driver to drive the data onto a link operable to be coupled to a receiver, and an offset driver to drive an offset value associated with the first clock phase onto the link with the data. Other embodiments are described and claimed.Type: GrantFiled: September 24, 2007Date of Patent: July 12, 2011Assignee: Intel CorporationInventors: Taner Sumesaglam, Aaron Martin
-
Patent number: 7826522Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for an automatic calibration circuit for a continuous-time equalizer (CTE). In some embodiments, the calibration circuit separately locks the direct (DC) voltage swing and the alternating (AC) voltage swing of a CTE to reference voltage.Type: GrantFiled: March 27, 2007Date of Patent: November 2, 2010Assignee: Intel CorporationInventor: Taner Sumesaglam
-
Patent number: 7756495Abstract: In one embodiment, a receiver includes a voltage margin controller, a set of first components coupled to the voltage margin control, and a set of offset compensation controllers coupled to the set of first components.Type: GrantFiled: September 29, 2005Date of Patent: July 13, 2010Assignee: Intel CorporationInventors: Taner Sumesaglam, Aaron K. Martin, William D. Kesling
-
Patent number: 7620134Abstract: A circuit to synchronize the phase of a distributed clock signal to a received clock signal. Embodiments include a control loop comprising a phase interpolator, a clock distribution network, and a data receiver. The clock distribution network provides a sampling clock signal to clock the data receiver. The data receiver receives as its input the received clock signal. Control logic maps a subset of the output samples to a value, and this value is added to the phase introduced by the phase interpolator to provide an updated phase. Embodiments include a second phase interpolator and a second distribution network to clock a second data receiver, where the second data receiver receives the data. The control logic adjusts the second phase interpolator in the same way that it adjusts the phase interpolator. The two data receivers are matched to each other, and the two clock distribution networks are matched to each other. Other embodiments are described and claimed.Type: GrantFiled: August 28, 2006Date of Patent: November 17, 2009Assignee: Intel CorporationInventors: Taner Sumesaglam, Aaron K. Martin
-
Publication number: 20090111412Abstract: In one embodiment, the present invention includes a receiver having two complementary input sense amplifiers to receive, amplify and latch a differential signal and to output complementary stage differential output signals to a latch coupled to receive and combine the n? them into a latched differential output signal. Other embodiments are described and claimed.Type: ApplicationFiled: October 29, 2007Publication date: April 30, 2009Inventor: Taner Sumesaglam
-
Publication number: 20090079484Abstract: In one embodiment, the present invention includes a pre-driver to receive data of a first clock phase and to pre-drive the data, a driver coupled to the pre-driver to drive the data onto a link operable to be coupled to a receiver, and an offset driver to drive an offset value associated with the first clock phase onto the link with the data. Other embodiments are described and claimed.Type: ApplicationFiled: September 24, 2007Publication date: March 26, 2009Inventors: Taner Sumesaglam, Aaron Martin
-
Publication number: 20080240218Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for an automatic calibration circuit for a continuous-time equalizer (CTE). In some embodiments, the calibration circuit separately locks the direct (DC) voltage swing and the alternating (AC) voltage swing of a CTE to reference voltage.Type: ApplicationFiled: March 27, 2007Publication date: October 2, 2008Inventor: Taner Sumesaglam
-
Publication number: 20080159372Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for an automatic tuning circuit for a continuous-time equalizer (CTE). In some embodiments, the automatic tuning circuit automatically tunes the magnitude response as a function of frequency of the CTE.Type: ApplicationFiled: December 28, 2006Publication date: July 3, 2008Inventor: Taner Sumesaglam
-
Patent number: 7362153Abstract: In some embodiments, a receiver latch circuit, includes a dynamic latch having at least one input terminal to receive an input data signal and at least one latch terminal. The dynamic latch is adapted to generate an amplified output data signal based at least in part on the input data signal. The dynamic latch includes at least one capacitor, coupled between the at least one input terminal and the at least one latch terminal, to reduce intersymbol interference in the input data signal.Type: GrantFiled: May 1, 2006Date of Patent: April 22, 2008Assignee: Intel CorporationInventor: Taner Sumesaglam
-
Publication number: 20080049883Abstract: A circuit to synchronize the phase of a distributed clock signal to a received clock signal. Embodiments include a control loop comprising a phase interpolator, a clock distribution network, and a data receiver. The clock distribution network provides a sampling clock signal to clock the data receiver. The data receiver receives as its input the received clock signal. Control logic maps a subset of the output samples to a value, and this value is added to the phase introduced by the phase interpolator to provide an updated phase. Embodiments include a second phase interpolator and a second distribution network to clock a second data receiver, where the second data receiver receives the data. The control logic adjusts the second phase interpolator in the same way that it adjusts the phase interpolator. The two data receivers are matched to each other, and the two clock distribution networks are matched to each other. Other embodiments are described and claimed.Type: ApplicationFiled: August 28, 2006Publication date: February 28, 2008Inventors: Taner Sumesaglam, Aaron K. Martin
-
Publication number: 20070252630Abstract: In some embodiments, a receiver latch circuit, includes a dynamic latch having at least one input terminal to receive an input data signal and at least one latch terminal. The dynamic latch is adapted to generate an amplified output data signal based at least in part on the input data signal. The dynamic latch includes at least one capacitor, coupled between the at least one input terminal and the at least one latch terminal, to reduce intersymbol interference in the input data signal.Type: ApplicationFiled: May 1, 2006Publication date: November 1, 2007Inventor: Taner Sumesaglam
-
Publication number: 20070072568Abstract: In one embodiment, a receiver includes a voltage margin controller, a set of first components coupled to the voltage margin control, and a set of offset compensation controllers coupled to the set of first components.Type: ApplicationFiled: September 29, 2005Publication date: March 29, 2007Inventors: Taner Sumesaglam, Aaron Martin, William Kesling