Patents by Inventor Tarik Saric
Tarik Saric has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240159888Abstract: A radar sensor comprising a chirp generator that is configured to provide radar signalling for transmission. The radar signalling comprises a sequence of radar chirps, and wherein each radar chirp has a chirp slope that defines the rate of change of frequency in the radar chirp. A mixer multiplies the transmitted radar signalling with a received, reflected version of the transmitted radar signalling in order to provide analogue intermediate frequency, IF, signalling. An ADC samples the IF signalling in order to generate digital signalling. A digital processor populates a 2-dimensional array of bin-values based on the digital-values, such that: a first axis of the 2-dimensional array is a fast time axis and a second axis of the 2-dimensional array is a slow time axis. A chirp slope frequency adjuster sets the chirp slope of the radar chirps based on an index in the sequence of radar chirps.Type: ApplicationFiled: October 31, 2023Publication date: May 16, 2024Inventors: Robert Rutten, Andries Pieter Hekstra, Salvatore Drago, Tarik Saric
-
Publication number: 20230417872Abstract: A radar system injects a calibrated current at a signal generator during a reset portion and acquisition portion of each chirp period. The signal generator employs “gear-switching” to reduce PLL bandwidth during an acquisition phase and to increase the phase lock loop (PLL) bandwidth during a reset phase. By employing gear switching to change the bandwidth of the PLL circuit during the different portions of each chirp period, the length of the reset period is reduced, thus improving overall efficiency of the radar system while maintaining good performance.Type: ApplicationFiled: June 22, 2022Publication date: December 28, 2023Inventors: Piotr Gibas, Tarik Saric
-
Patent number: 11372095Abstract: Aspects of the present disclosure are directed to injection locking and related apparatuses. As may be implemented in accordance with one or more embodiments, an apparatus includes a plurality of injection-locking circuits configured to receive an injection signal, each injection-locking circuit including a mixer and a lock-detection circuit. In each of the injection-locking circuits, the lock-detection circuit detects a lock-status relationship between the injection signal and a signal output from the injection-locking circuit. In response to the lock-status relationship indicating an unlocked condition, a phase/magnitude of the injection signal is adjusted. In response to the lock-status relationship indicating a locked condition, transmission of an FM continuous wave (FMCW) chirp signal is facilitated.Type: GrantFiled: July 24, 2019Date of Patent: June 28, 2022Assignee: NXP B.V.Inventors: Tarik Saric, Erwin Johannes Gerardus Janssen, Zhirui Zong, Juan Felipe Osorio Tamayo
-
Patent number: 11228318Abstract: Exemplary aspects of the present disclosure involve a system and related method of PLL circuitry in a chirp signaling FMCW system having a variable PLL bandwidth (BW). To adjust the BW, the PLL circuitry may provide for variable capacitance in the circuitry. This capacitance change may allow for a bandwidth for one slope, as used for the acquisition period. The capacitance may then be adjusted to allow for a different bandwidth for another slope which is used to reset the circuitry in preparation for another frequency sweep. Adjusting the PLL BW, via variable capacitance, may be used to mitigate phase noise which can adversely the PLL.Type: GrantFiled: October 29, 2020Date of Patent: January 18, 2022Assignee: NXP B.V.Inventors: Tarik Saric, Piotr Gibas, Zhirui Zong
-
Publication number: 20210026002Abstract: Aspects of the present disclosure are directed to injection locking and related apparatuses. As may be implemented in accordance with one or more embodiments, an apparatus includes a plurality of injection-locking circuits configured to receive an injection signal, each injection-locking circuit including a mixer and a lock-detection circuit. In each of the injection-locking circuits, the lock-detection circuit detects a lock-status relationship between the injection signal and a signal output from the injection-locking circuit. In response to the lock-status relationship indicating an unlocked condition, a phase/magnitude of the injection signal is adjusted. In response to the lock-status relationship indicating a locked condition, transmission of an FM continuous wave (FMCW) chirp signal is facilitated.Type: ApplicationFiled: July 24, 2019Publication date: January 28, 2021Inventors: Tarik Saric, Erwin Johannes Gerardus Janssen, Zhirui Zong, Juan Felipe Osorio Tamayo
-
Patent number: 10763871Abstract: Embodiments are directed to apparatuses and methods involving a phase-error tracking circuit. An example apparatus includes a divide-by phase locked loop (PLL) circuit to generate a continuous wave signal that sweeps over a frequency range in response to a divider feedback signal and to a reference signal. The apparatus further includes the phase-error tracking circuit defining a phase-error window in which the divide-by PLL circuit is to lock based on a slope associated with a rate of change of the frequency range, and indicating whether a phase error between the divider feedback signal and the reference signal coincides with the phase-error window.Type: GrantFiled: July 3, 2019Date of Patent: September 1, 2020Assignee: NXP B.V.Inventors: Manoj Kumar Patasani, Tarik Saric, Juan Felipe Osorio Tamayo
-
Publication number: 20190379359Abstract: Aspects of the disclosure are directed to multi-module frequency division. As may be implemented in accordance with one or more embodiments herein, an apparatus includes latching circuitry having three or fewer vertically-stacked transistors between power rails, which operate to provide output signals from input signals, the output signals having a frequency that is a divided representation of the frequency of the input signals. A pulse widening circuit modifies the output signals by widening a pulse thereof, providing a modified output signal. A further latching circuit may be utilized to perform a further frequency division of the modified output signal. The respective latching circuitry can be used to selectively provide frequency-divided output signals from input signals at respective divided frequencies.Type: ApplicationFiled: June 8, 2018Publication date: December 12, 2019Inventors: Juan Felipe Osorio Tamayo, Javier Mauricio Velandia Torres, Tarik Saric, Melina Apostolidou
-
Patent number: 10439555Abstract: A chirp-generator comprising a phase-detector for providing a phase-difference-signal representative of a phase difference between a clock-input-signal and a feedback-signal. A VCO-circuit is configured to provide a chirp-generator-output-signal based on the phase-difference-signal. The VCO-circuit comprises a switched-varactor-bank, which includes a plurality of varactors, and a varactor-switch associated with each of the plurality of varactors. The varactor-switch is configured to selectively control whether or not the associated varactor contributes to the capacitance of the VCO-circuit, based on the state of a varactor-control-signal. The chirp-generator also includes a feedback-component configured to: receive the chirp-generator-output-signal; and apply a variable-multiplication-factor to the chirp-generator-output-signal in order to provide the feedback signal for the phase-detector.Type: GrantFiled: December 6, 2017Date of Patent: October 8, 2019Assignee: NXP B.V.Inventors: Tarik Saric, Juan Felipe Osorio Tamayo
-
Patent number: 10284209Abstract: A phase locked loop for generating a frequency chirp is disclosed. The phase locked loop comprises a phase frequency detector configured to receive a reference frequency signal at a first input, a low pass filter configured to receive a current from the phase frequency detector at a filter input, and to output a control voltage, a voltage controlled oscillator configured to generate the frequency chirp at an output in response to receiving the control voltage, a feedback path connecting the output of the voltage controlled oscillator to a second input of the phase frequency detector, the feedback path comprising a frequency divider; and a timing module configured to generate a reset pulse. The low pass filter comprises a plurality of capacitors connected in parallel between the filter input and a common voltage line; and a voltage source configured to generate an initial control voltage.Type: GrantFiled: May 23, 2018Date of Patent: May 7, 2019Assignee: NXP B.V.Inventor: Tarik Saric
-
Patent number: 10191453Abstract: A time to digital converter may include a synchronization block configured to output a voltage pulse with duration based on a time difference between a reference oscillating signal and an input oscillating signal; a charge pump arranged to receive the voltage pulse and to convert the voltage pulse into a current pulse; an integrator comprising an integrator capacitor, the integrator being configured to receive the current pulse and integrate the current pulse as a charge on the integrator capacitor, resulting in an integrator output voltage; and a successive approximation register configured to determine the integrator output voltage with respect to a reference voltage by adjusting the charge on the integrator capacitor so as to reduce the integrator output voltage to within a least significant bit (D0) of a reference voltage by successive approximation, and configured to output the determined integrator output voltage as a digital signal.Type: GrantFiled: February 11, 2016Date of Patent: January 29, 2019Assignee: NXP B.V.Inventors: Nenad Pavlovic, Vladislav Dyachenko, Tarik Saric
-
Publication number: 20190013815Abstract: A phase locked loop for generating a frequency chirp is disclosed. The phase locked loop comprises a phase frequency detector configured to receive a reference frequency signal at a first input, a low pass filter configured to receive a current from the phase frequency detector at a filter input, and to output a control voltage, a voltage controlled oscillator configured to generate the frequency chirp at an output in response to receiving the control voltage, a feedback path connecting the output of the voltage controlled oscillator to a second input of the phase frequency detector, the feedback path comprising a frequency divider; and a timing module configured to generate a reset pulse. The low pass filter comprises a plurality of capacitors connected in parallel between the filter input and a common voltage line; and a voltage source configured to generate an initial control voltage.Type: ApplicationFiled: May 23, 2018Publication date: January 10, 2019Inventor: Tarik SARIC
-
Publication number: 20180191302Abstract: A chirp-generator comprising a phase-detector for providing a phase-difference-signal representative of a phase difference between a clock-input-signal and a feedback-signal. A VCO-circuit is configured to provide a chirp-generator-output-signal based on the phase-difference-signal. The VCO-circuit comprises a switched-varactor-bank, which includes a plurality of varactors, and a varactor-switch associated with each of the plurality of varactors. The varactor-switch is configured to selectively control whether or not the associated varactor contributes to the capacitance of the VCO-circuit, based on the state of a varactor-control-signal. The chirp-generator also includes a feedback-component configured to: receive the chirp-generator-output-signal; and apply a variable-multiplication-factor to the chirp-generator-output-signal in order to provide the feedback signal for the phase-detector.Type: ApplicationFiled: December 6, 2017Publication date: July 5, 2018Inventors: Tarik Saric, Juan Felipe Osorio Tamayo
-
Patent number: 9584177Abstract: A phase locked loop is disclosed having a frequency controlled oscillator, a feedback path, a time to digital converter and a memory. The frequency controlled oscillator comprises a first control input for varying the frequency of the output of the frequency controlled oscillator so as to track a reference frequency and a second control input for modulating the frequency of the output signal so as to produce a chirp. The feedback path is configured to provide an input signal to the time to digital converter, and comprises modulation cancelling module operable to remove the frequency modulation resulting from the second control input from the output signal. The memory stores second control input values that each correspond with a desired chirp frequency and which compensate for non-linearity in the response of the frequency controlled oscillator to the second control input.Type: GrantFiled: February 11, 2016Date of Patent: February 28, 2017Assignee: NXP B.V.Inventors: Nenad Pavlovic, Vladislav Dyachenko, Tarik Saric
-
Patent number: 9571071Abstract: The invention relates to frequency synthesizer circuits, and in particular to frequency synthesizer circuits characterized by a small channel spacing. Embodiments disclosed include a frequency synthesizer circuit for a radio receiver, the circuit comprising: a digitally controlled oscillator configured to generate an output signal with an output frequency on application of an oscillator enable signal; a delay module; configured to delay an input reference signal to generate a delayed reference signal; and a duty cycle module configured to modulate the oscillator enable signal based on a period of an input reference signal and the delay of the delayed reference signal, such that a ratio between the output frequency and the frequency of the input reference signal is a non-integer.Type: GrantFiled: June 23, 2015Date of Patent: February 14, 2017Assignee: NXP B.V.Inventors: Tarik Saric, Salvatore Drago
-
Publication number: 20160373122Abstract: A frequency synthesizer circuit for a car radar system is disclosed, the circuit comprising: a phase locked loop for providing a frequency chirp at a range of tuning voltages, said phase locked loop comprising: a phase detector and a voltage controlled oscillator, wherein said phase locked loop has an open loop gain dependent on the tuning voltage and a gain of the voltage controlled oscillator; a first varactor unit for altering the gain of the voltage controlled oscillator over a first subset range of tuning voltages; and a second varactor unit for altering the gain of the voltage controlled oscillator over a second subset range of tuning voltages, wherein the second subset range of tuning voltages is higher than the first subset range of tuning voltages; such that variations in the open loop gain over the first and second subset range of tuning voltages of the range of tuning voltages are compensated for by the varactor units.Type: ApplicationFiled: June 1, 2016Publication date: December 22, 2016Inventors: Tarik Saric, Juan Felipe Osorio Tamayo
-
Publication number: 20160241301Abstract: A phase locked loop is disclosed having a frequency controlled oscillator (42), a feedback path, a time to digital converter (10) and a memory. The frequency controlled oscillator (42) comprises a first control input (135, 136) for varying the frequency of the output (106) of the frequency controlled oscillator (42) so as to track a reference frequency (101) and a second control input (139) for modulating the frequency of the output signal (106) so as to produce a chirp. The feedback path is configured to provide an input signal (107) to the time to digital converter (10), and comprises modulation cancelling module (14) operable to remove the frequency modulation resulting from the second control input (139) from the output signal (106). The memory stores second control input values that each correspond with a desired chirp frequency and which compensate for non-linearity in the response of the frequency controlled oscillator to the second control input (139).Type: ApplicationFiled: February 11, 2016Publication date: August 18, 2016Inventors: NENAD PAVLOVIC, Vladislav DYACHENKO, Tarik SARIC
-
Publication number: 20160238998Abstract: A time to digital converter (10) is disclosed.Type: ApplicationFiled: February 11, 2016Publication date: August 18, 2016Inventors: Nenad Pavlovic, Vladislav Dyachenko, Tarik Saric
-
Publication number: 20160006421Abstract: The invention relates to frequency synthesiser circuits, and in particular to frequency synthesiser circuits characterised by a small channel spacing. Embodiments disclosed include a frequency synthesiser circuit (100) for a radio receiver, the circuit comprising: a digitally controlled oscillator (118) configured to generate an output signal (128) with an output frequency on application of an oscillator enable signal (126); a delay module (160; 210) configured to delay an input reference signal (142) to generate a delayed reference signal (144; 244); and a duty cycle module (150) configured to modulate the oscillator enable signal based on a period of an input reference signal (142) and the delay of the delayed reference signal (144), such that a ratio between the output frequency and the frequency of the input reference signal (142) is a non-integer.Type: ApplicationFiled: June 23, 2015Publication date: January 7, 2016Inventors: Tarik Saric, Salvatore Drago