Patents by Inventor Tatsuya Matano
Tatsuya Matano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11892862Abstract: Disclosed herein is an apparatus that includes a first reference voltage generator configured to generate a first voltage, a second reference voltage generator configured to generate a second voltage, a detection circuit configured to compare the first voltage with the second voltage to generate a selection signal, and a selection circuit configured to select one of the first and second voltages responsive to the selection signal. The detection circuit is configured to have a hysteresis property in changing a state of the selection signal.Type: GrantFiled: August 30, 2021Date of Patent: February 6, 2024Assignee: Micron Technology, Inc.Inventor: Tatsuya Matano
-
Publication number: 20230067121Abstract: Disclosed herein is an apparatus that includes a first reference voltage generator configured to generate a first voltage, a second reference voltage generator configured to generate a second voltage, a detection circuit configured to compare the first voltage with the second voltage to generate a selection signal, and a selection circuit configured to select one of the first and second voltages responsive to the selection signal. The detection circuit is configured to have a hysteresis property in changing a state of the selection signal.Type: ApplicationFiled: August 30, 2021Publication date: March 2, 2023Applicant: MICRON TECHNOLOGY, INC.Inventor: Tatsuya Matano
-
Patent number: 9160339Abstract: Disclosed herein is a device that includes: a data terminal; an output buffer coupled to the data terminal, the output buffer including a first output unit having a plurality of first output transistors of a first conductivity type and a second output unit having a plurality of second output transistors of a second conductivity type; and a calibration circuit including a first code generation unit that generates a first control code that controls an impedance of the first output unit by performing a first calibration operation based on an impedance of a first reference unit and a second code generation unit that generates a second control code that controls an impedance of the second output unit by performing a second calibration operation based on an impedance of a second reference unit. The calibration circuit performs the first and second calibration operations in parallel.Type: GrantFiled: March 18, 2013Date of Patent: October 13, 2015Assignee: PS4 Luxco S.a.r.l.Inventor: Tatsuya Matano
-
Patent number: 8787068Abstract: A semiconductor device includes first and second interconnects, a variable resistance element that may assume a first resistance value or a second resistance value in response to the current flowing therein, first and second transistors connected between the first and second interconnects in series with each other on both sides of the variable resistance element, and a power supply circuit unit that delivers the power supply to a control electrode of the first transistor. The power supply circuit unit supplies the power of a first power supply when the variable resistance element is to make transition to the first resistance value and the power supply circuit unit supplies the power of a second power supply when the variable resistance element is to make transition to the second resistance value, thereby allowing transitioning of the resistance values of the variable resistance element.Type: GrantFiled: April 5, 2012Date of Patent: July 22, 2014Assignee: Elpida Memory, Inc.Inventors: Akiyoshi Seko, Tatsuya Matano
-
Publication number: 20130278286Abstract: Disclosed herein is a device that includes: a data terminal; an output buffer coupled to the data terminal, the output buffer including a first output unit having a plurality of first output transistors of a first conductivity type and a second output unit having a plurality of second output transistors of a second conductivity type; and a calibration circuit including a first code generation unit that generates a first control code that controls an impedance of the first output unit by performing a first calibration operation based on an impedance of a first reference unit and a second code generation unit that generates a second control code that controls an impedance of the second output unit by performing a second calibration operation based on an impedance of a second reference unit. The calibration circuit performs the first and second calibration operations in parallel.Type: ApplicationFiled: March 18, 2013Publication date: October 24, 2013Applicant: ELPIDA MEMORY, INC.Inventor: Tatsuya MATANO
-
Patent number: 8509009Abstract: A device includes a first internal voltage generation circuit generating a first internal voltage in response to an external power supply voltage, a second internal voltage generation circuit generating a second internal voltage in response to the external power supply voltage, the second internal voltage being different in voltage level from the first internal voltage, and a preset signal generation circuit responding to a power-on of the external power supply voltage to the device and generating, independently of the first internal voltage, first and second preset signals that bring the first and the second internal voltage generation circuits into respective initial states, the preset signal generating circuit stopping generation of the first preset signal when the external power supply voltage reaches a first voltage level and stopping generation of the second preset signal when the external power supply voltage reaches a second voltage level different from the first voltage level.Type: GrantFiled: February 10, 2012Date of Patent: August 13, 2013Assignee: Rambus Inc.Inventor: Tatsuya Matano
-
Patent number: 8351292Abstract: A semiconductor device includes: first transmission wirings each transmitting a small-amplitude signal between one of a plurality of first drivers and one of a plurality of receivers; a second transmission wiring transmitting a reference signal connected to each of the plurality of receivers; and a second driver outputting the reference signal with an impedance higher than an impedance with which each of the first drivers outputs the small-amplitude signal. The second transmission wiring is arranged between first and second power supply wirings corresponding to first and second potentials of the small-amplitude signal. The first and second potentials are supplied to each of the first drivers. The plurality of first transmission wirings are arranged close to each other, without being sandwiched between the first and second power supply wirings.Type: GrantFiled: January 14, 2011Date of Patent: January 8, 2013Assignee: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Patent number: 8344757Abstract: A semiconductor device includes a first circuit block connected between first and second power lines, a logic circuit that receives an output signal of the first circuit block that is connected between the first power line and a fourth power line or a third power line and the second power line, and a second circuit block that receives an output signal of the logic circuit that is connected between the third and fourth power lines. In an active state, a first potential is supplied and in a standby state, a second potential lower than the first potential is supplied between the first and second power lines. In any of the active state and the standby state, the first potential is supplied between the third and fourth power lines. With this configuration, speeding-up of a critical path can be realized while maintaining a subthreshold current low.Type: GrantFiled: January 7, 2011Date of Patent: January 1, 2013Assignee: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Patent number: 8299847Abstract: A pair of power nodes of a logic circuit that needs to output a high level at the time of standby is connected to third and fifth dummy power lines and a pair of power nodes of a logic circuit that needs to output a low level at the time of standby are connected to second and sixth dummy power lines. Fourth, third, sixth, and fifth potentials of the second, third, fifth, and sixth dummy power lines satisfy fourth potential<third potential<first potential, and sixth potential>fifth potential>second potential. With this configuration, a leakage current flowing between a substrate and a gate of a transistor that becomes on at the time of standby, and a leakage current flowing between the substrate and a drain of a transistor that becomes off at the time of standby can be reduced.Type: GrantFiled: January 7, 2011Date of Patent: October 30, 2012Assignee: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Publication number: 20120257437Abstract: A semiconductor device includes first and second interconnects, a variable resistance element that may assume a first resistance value or a second resistance value in response to the current flowing therein, and second transistors connected between the first and second interconnects in series with each other on both sides of the variable resistance element, and a power supply circuit unit that delivers the power supply to a control electrode of the first transistor.Type: ApplicationFiled: April 5, 2012Publication date: October 11, 2012Applicant: Elpida Memory, Inc.Inventors: Akiyoshi SEKO, Tatsuya Matano
-
Publication number: 20120139508Abstract: A device includes a first internal voltage generation circuit generating a first internal voltage in response to an external power supply voltage, a second internal voltage generation circuit generating a second internal voltage in response to the external power supply voltage, the second internal voltage being different in voltage level from the first internal voltage, and a preset signal generation circuit responding to a power-on of the external power supply voltage to the device and generating, independently of the first internal voltage, first and second preset signals that bring the first and the second internal voltage generation circuits into respective initial states, the preset signal generating circuit stopping generation of the first preset signal when the external power supply voltage reaches a first voltage level and stopping generation of the second preset signal when the external power supply voltage reaches a second voltage level different from the first voltage level.Type: ApplicationFiled: February 10, 2012Publication date: June 7, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Tatsuya Matano
-
Patent number: 8139424Abstract: A semiconductor apparatus includes a first internal voltage generator generating a first internal voltage in response to an external power supply voltage, a second internal voltage generator generating a second internal voltage in response to the external power supply voltage, the second internal voltage is larger in absolute value than the first internal voltage, and a preset signal generating circuit responding to a power-on of the external power supply voltage to the semiconductor apparatus and generating first and second preset signals which bring the first and second internal voltage generators into respective initial states, generation of the second preset signal is stopped after stopping generation of the first preset signal, in which the first internal voltage generator is released from its initial state in response to the stopping the generation of the first preset signal to be allowed to generate the first internal voltage, the second internal voltage generator is released from its initial state inType: GrantFiled: December 28, 2009Date of Patent: March 20, 2012Assignee: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Patent number: 8134858Abstract: A semiconductor device comprises an internal voltage generator circuit which includes a first transistor having a first and a second main electrode and a control electrode, a control circuit controlling a voltage between the second main electrode and the control electrode of the first transistor such that a voltage at the first main electrode of the first transistor remains at a predetermined voltage, and a second transistor having a first and a second main electrode and a control electrode. A voltage between the second main electrode and the control electrode of the first transistor is applied between the second main electrode and the control electrode of the second transistor.Type: GrantFiled: December 28, 2009Date of Patent: March 13, 2012Assignee: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Patent number: 8018270Abstract: A charge pump circuit includes a first plurality of capacitors, and a first precharge circuit. The first plurality of capacitors are connected in parallel to each other. The first plurality of capacitors receive clock signals to perform sequentially pumping operations which generate a first higher voltage from a power voltage supplied. The first precharge circuit precharges a predetermined number of capacitors in the first plurality of capacitors at the power voltage. The predetermined number is greater than one.Type: GrantFiled: November 11, 2009Date of Patent: September 13, 2011Assignee: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Publication number: 20110175660Abstract: A semiconductor device includes an amplifier section that receives a small-amplitude signal in which data is updated in synch with a clock, and an output section coupled to the output of the amplifier section. In synch with the clock, the amplifier section increases the current of a current source at timings at which the logic level of the small-amplitude signal is capable of undergoing a transition, and decreases the current at timings at which there is no transition. In synch with the clock, the output section drives a load by decreasing output impedance at timings at which the logic level of output data of the amplifier section is capable of undergoing a transition, and prevents flow of a through-current by increasing output impedance at timings at which the logic level does not undergo a transition.Type: ApplicationFiled: January 14, 2011Publication date: July 21, 2011Applicant: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Publication number: 20110179210Abstract: A semiconductor device includes: first transmission wirings each transmitting a small-amplitude signal between one of a plurality of first drivers and one of a plurality of receivers; a second transmission wiring transmitting a reference signal connected to each of the plurality of receivers; and a second driver outputting the reference signal with an impedance higher than an impedance with which each of the first drivers outputs the small-amplitude signal. The second transmission wiring is arranged between first and second power supply wirings corresponding to first and second potentials of the small-amplitude signal. The first and second potentials are supplied to each of the first drivers. The plurality of first transmission wirings are arranged close to each other, without being sandwiched between the first and second power supply wirings.Type: ApplicationFiled: January 14, 2011Publication date: July 21, 2011Applicant: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Publication number: 20110175644Abstract: A semiconductor device includes a first circuit block connected between first and second power lines, a logic circuit that receives an output signal of the first circuit block that is connected between the first power line and a fourth power line or a third power line and the second power line, and a second circuit block that receives an output signal of the logic circuit that is connected between the third and fourth power lines. In an active state, a first potential is supplied and in a standby state, a second potential lower than the first potential is supplied between the first and second power lines. In any of the active state and the standby state, the first potential is supplied between the third and fourth power lines. With this configuration, speeding-up of a critical path can be realized while maintaining a subthreshold current low.Type: ApplicationFiled: January 7, 2011Publication date: July 21, 2011Applicant: Elpida Memory,Inc.Inventor: Tatsuya Matano
-
Publication number: 20110175673Abstract: A pair of power nodes of a logic circuit that needs to output a high level at the time of standby is connected to third and fifth dummy power lines and a pair of power nodes of a logic circuit that needs to output a low level at the time of standby are connected to second and sixth dummy power lines. Fourth, third, sixth, and fifth potentials of the second, third, fifth, and sixth dummy power lines satisfy fourth potential<third potential<first potential, and sixth potential>fifth potential>second potential. With this configuration, a leakage current flowing between a substrate and a gate of a transistor that becomes on at the time of standby, and a leakage current flowing between the substrate and a drain of a transistor that becomes off at the time of standby can be reduced.Type: ApplicationFiled: January 7, 2011Publication date: July 21, 2011Applicant: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Patent number: 7969233Abstract: In order to resolve a problem of the conventional technique in which there is a charge pump capacitance which is not used when a boosting method of the charge pump is changed, in a charge pump circuit unit, a connection switching terminal selects a power source voltage, a logically-inverting buffer gate and a capacitor to conduct an operation of boosting the power source voltage so as to be twice the power source voltage, and a connection switching terminal outputs the boosted voltage as a boost control voltage. In a charge pump circuit unit, a connection switching terminal selects the boost control voltage outputted from the charge pump circuit unit, and a logically-inverting buffer gate and a capacitor conduct an operation of boosting the inputted voltage so as to be 3×VRD. An internal voltage is generated by outputting the boosted voltage to an internal power line via a NMOS transistor.Type: GrantFiled: October 23, 2009Date of Patent: June 28, 2011Assignee: Elpida Memory, Inc.Inventor: Tatsuya Matano
-
Patent number: RE46266Abstract: A charge pump circuit includes a first plurality of capacitors, and a first precharge circuit. The first plurality of capacitors are connected in parallel to each other. The first plurality of capacitors receive clock signals to perform sequentially pumping operations which generate a first higher voltage from a power voltage supplied. The first precharge circuit precharges a predetermined number of capacitors in the first plurality of capacitors at the power voltage. The predetermined number is greater than one.Type: GrantFiled: September 12, 2013Date of Patent: January 3, 2017Assignee: Longitude Semiconductor S.A.R.L.Inventor: Tatsuya Matano