Patents by Inventor Teruaki Maeda
Teruaki Maeda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9397562Abstract: A negative reference voltage generating circuit generating a negative reference voltage is provided, including a differential amplifier, a first diode, second diodes, and a third resistor. The differential amplifier includes a non-inverting input terminal, an inverting input terminal, and an output terminal, and is driven by a positive and a negative power voltages. The output terminal is connected with the non-inverting input terminal via a first resistor and connected with the inverting input terminal via a second resistor. The first diode includes a cathode connected with the non-inverting input terminal of the differential amplifier and an anode connected with a ground. The second diodes respectively include a cathode connected with a predetermined connection point and an anode connected with the ground, and are connected in parallel. The third resistor is connected between the connection point and the inverting input terminal of the differential amplifier.Type: GrantFiled: May 21, 2015Date of Patent: July 19, 2016Assignee: Powerchip Technology CorporationInventors: Hideki Arakawa, Nobuhiko Ito, Teruaki Maeda
-
Publication number: 20160204699Abstract: A negative reference voltage generating circuit generating a negative reference voltage is provided, including a differential amplifier, a first diode, second diodes, and a third resistor. The differential amplifier includes a non-inverting input terminal, an inverting input terminal, and an output terminal, and is driven by a positive and a negative power voltages. The output terminal is connected with the non-inverting input terminal via a first resistor and connected with the inverting input terminal via a second resistor. The first diode includes a cathode connected with the non-inverting input terminal of the differential amplifier and an anode connected with a ground. The second diodes respectively include a cathode connected with a predetermined connection point and an anode connected with the ground, and are connected in parallel. The third resistor is connected between the connection point and the inverting input terminal of the differential amplifier.Type: ApplicationFiled: May 21, 2015Publication date: July 14, 2016Inventors: Hideki Arakawa, Nobuhiko Ito, Teruaki Maeda
-
Patent number: 9285821Abstract: A negative reference voltage generating circuit includes a clamp-type reference voltage circuit and a differential amplifier. The clamp-type reference voltage circuit is connected between a node of a first negative voltage which is equal to or lower than the ground voltage and a node of a second negative voltage which is lower than the first negative voltage, and is formed by connecting a first circuit and a second circuit in parallel. The differential amplifier amplifies the difference between a node voltage in the first circuit and a node voltage in the second circuit, and outputs a negative reference voltage.Type: GrantFiled: October 14, 2014Date of Patent: March 15, 2016Assignee: POWERCHIP TECHNOLOGY CORPORATIONInventors: Teruaki Maeda, Nobuhiko Ito
-
Publication number: 20150355665Abstract: A negative reference voltage generating circuit includes a clamp-type reference voltage circuit and a differential amplifier. The clamp-type reference voltage circuit is connected between a node of a first negative voltage which is equal to or lower than the ground voltage and a node of a second negative voltage which is lower than the first negative voltage, and is formed by connecting a first circuit and a second circuit in parallel. The differential amplifier amplifies the difference between a node voltage in the first circuit and a node voltage in the second circuit, and outputs a negative reference voltage.Type: ApplicationFiled: October 14, 2014Publication date: December 10, 2015Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventors: Teruaki MAEDA, Nobuhiko ITO
-
Patent number: 6949409Abstract: A register setting method which facilitates writing of change information into a register for storing operation condition information that defines the operation of a device. The method includes the steps of storing first operation condition information in a first register, storing second operation condition information in a second register, changing the first operation condition information, and when the first operation condition information is changed, changing the second operation condition information to changed first operation condition information in accordance with change information for changing the first operation condition information.Type: GrantFiled: February 6, 2004Date of Patent: September 27, 2005Assignee: Fujitsu LimitedInventor: Teruaki Maeda
-
Publication number: 20040158700Abstract: A register setting method which facilitates writing of change information into a register for storing operation condition information that defines the operation of a device. The method includes the steps of storing first operation condition information in a first register, storing second operation condition information in a second register, changing the first operation condition information, and when the first operation condition information is changed, changing the second operation condition information to changed first operation condition information in accordance with change information for changing the first operation condition information.Type: ApplicationFiled: February 6, 2004Publication date: August 12, 2004Applicant: FUJITSU LIMITEDInventor: Teruaki Maeda
-
Patent number: 6713778Abstract: A register setting method which facilitates writing of change information into a register for storing operation condition information that defines the operation of a device. The method includes the steps of storing first operation condition information in a first register, storing second operation condition information in a second register, changing the first operation condition information, and when the first operation condition information is changed, changing the second operation condition information to changed first operation condition information in accordance with change information for changing the first operation condition information.Type: GrantFiled: February 22, 2002Date of Patent: March 30, 2004Assignee: Fujitsu LimitedInventor: Teruaki Maeda
-
Publication number: 20020171075Abstract: A register setting method which facilitates writing of change information into a register for storing operation condition information that defines the operation of a device. The method includes the steps of storing first operation condition information in a first register, storing second operation condition information in a second register, changing the first operation condition information, and when the first operation condition information is changed, changing the second operation condition information to changed first operation condition information in accordance with change information for changing the first operation condition information.Type: ApplicationFiled: February 22, 2002Publication date: November 21, 2002Applicant: FUJITSU LIMITEDInventor: Teruaki Maeda
-
Patent number: 5083292Abstract: A bipolar random access memory comprises a plurality of memory cells arranged in row and column formation, a plurality of word lines provided in correspondence to respective rows of the memory cells, a plurality of bit lines provided in correspondence to respective columns of the memory cells, a row addressing part connected to each of the plurality of word lines, a column addressing part connected to each pair of the adjacent bit lines, a read/write controller supplied with a cell information to be written into an addressed memory cell and further with a read/write control signal indicating whether the random access memory is to be operated in a reading mode or in a writing mode and acting as a current source in the reading and writing modes, a first current control part provided in each column of the memory cells so as to be connected to one of the bit lines in a column selected by the column addressing part at the first side of each of the memory cells, a second current control part provided in each columnType: GrantFiled: March 9, 1990Date of Patent: January 21, 1992Assignee: Fujitsu LimitedInventors: Katsuyuki Yamada, Teruaki Maeda, Yoshichika Nakaya