Patents by Inventor Teruo Takagiwa
Teruo Takagiwa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11461261Abstract: According to one embodiment, a semiconductor memory device includes a first string including a first memory cell transistor and a second memory cell transistor which are coupled in series, a first switch element, a first latch circuit coupled in series between a first end of the first string and a first end of the first switch element, and a second switch element and a third switch element coupled in parallel between a second end of the first switch element and a data bus.Type: GrantFiled: February 5, 2021Date of Patent: October 4, 2022Assignee: KIOXIA CORPORATIONInventor: Teruo Takagiwa
-
Patent number: 11188414Abstract: A memory system includes a semiconductor memory and a memory controller. The semiconductor memory includes first memory cells, first bit lines connected to the first memory cells, second memory cells, second bit lines connected to the second memory cells, a word line connected to the first and second memory cells, and a driver configured to apply a voltage to the word line. In response to a special read command from the memory controller, the driver sequentially applies, to the word line, first read voltages to read data from the first memory cells, a second read voltage within a voltage range of the first read voltages to read data from the first memory cells, third read voltages to read data from the second memory cells, and a fourth read voltage within a voltage range of the third read voltages to read data from the second memory cells.Type: GrantFiled: November 22, 2019Date of Patent: November 30, 2021Assignee: KIOXIA CORPORATIONInventor: Teruo Takagiwa
-
Publication number: 20210286746Abstract: According to one embodiment, a semiconductor memory device includes a first string including a first memory cell transistor and a second memory cell transistor which are coupled in series, a first switch element, a first latch circuit coupled in sere es between a first end of the first string and a first end of the first switch element, and a second switch element and a third switch element coupled in parallel between a second end of the first switch element and a data bus.Type: ApplicationFiled: February 5, 2021Publication date: September 16, 2021Applicant: Kioxia CorporationInventor: Teruo TAKAGIWA
-
Patent number: 10998055Abstract: According to one embodiment, a semiconductor storage device is disclosed. The device includes a memory cell array including memory cells, bit lines connected to the memory cell array, sense amplifier units provided to correspond to bit lines and arranged in a matrix of M rows and N columns, data latches provided to correspond to sense amplifier units and arranged in a matrix of S rows and T columns. M, N, S, and T are positive integers, satisfying M<S, N>T, and S×T=M×N. A dimension of each of the sense amplifier units in an arrangement direction of the N columns is smaller than a dimension of each of the data latches in an arrangement direction of the T columns.Type: GrantFiled: March 17, 2020Date of Patent: May 4, 2021Assignee: Kioxia CorporationInventor: Teruo Takagiwa
-
Publication number: 20210065818Abstract: According to one embodiment, a semiconductor storage device is disclosed. The device includes a memory cell array including memory cells, bit lines connected to the memory cell array, sense amplifier units provided to correspond to bit lines and arranged in a matrix of M rows and N columns, data latches provided to correspond to sense amplifier units and arranged in a matrix of S rows and T columns. M, N, S, and T are positive integers, satisfying M<S, N>T, and S×T=M×N. A dimension of each of the sense amplifier units in an arrangement direction of the N columns is smaller than a dimension of each of the data latches in an arrangement direction of the T columns.Type: ApplicationFiled: March 17, 2020Publication date: March 4, 2021Applicant: Kioxia CorporationInventor: Teruo Takagiwa
-
Patent number: 10891987Abstract: According to an embodiment, a semiconductor memory device includes a first memory cell, a first interconnect, a first sense amplifier, a second interconnect, and a first latch circuit. The first interconnect is coupled to the first memory cell and extends in a first direction in a first interconnect layer. The first sense amplifier is coupled to the first interconnect. The second interconnect is coupled to the first sense amplifier and extends in the first direction in the first interconnect layer. The first latch circuit is coupled to the second interconnect. An end surface of the first interconnect on a side facing the first direction is opposed to an end surface of the second interconnect on a side facing a direction opposite to the first direction.Type: GrantFiled: August 12, 2019Date of Patent: January 12, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventor: Teruo Takagiwa
-
Publication number: 20200286529Abstract: According to an embodiment, a semiconductor memory device includes a first memory cell, a first interconnect, a first sense amplifier, a second interconnect, and a first latch circuit. The first interconnect is coupled to the first memory cell and extends in a first direction in a first interconnect layer. The first sense amplifier is coupled to the first interconnect. The second interconnect is coupled to the first sense amplifier and extends in the first direction in the first interconnect layer. The first latch circuit is coupled to the second interconnect. An end surface of the first interconnect on a side facing the first direction is opposed to an end surface of the second interconnect on a side facing a direction opposite to the first direction.Type: ApplicationFiled: August 12, 2019Publication date: September 10, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventor: Teruo TAKAGIWA
-
Publication number: 20200089565Abstract: A memory system includes a semiconductor memory and a memory controller. The semiconductor memory includes first memory cells, first bit lines connected to the first memory cells, second memory cells, second bit lines connected to the second memory cells, a word line connected to the first and second memory cells, and a driver configured to apply a voltage to the word line. In response to a special read command from the memory controller, the driver sequentially applies, to the word line, first read voltages to read data from the first memory cells, a second read voltage within a voltage range of the first read voltages to read data from the first memory cells, third read voltages to read data from the second memory cells, and a fourth read voltage within a voltage range of the third read voltages to read data from the second memory cells.Type: ApplicationFiled: November 22, 2019Publication date: March 19, 2020Inventor: Teruo TAKAGIWA
-
Patent number: 10503585Abstract: A memory system includes a semiconductor memory and a memory controller. The semiconductor memory includes first memory cells, first bit lines connected to the first memory cells, second memory cells, second bit lines connected to the second memory cells, a word line connected to the first and second memory cells, and a driver configured to apply a voltage to the word line. In response to a special read command from the memory controller, the driver sequentially applies, to the word line, first read voltages to read data from the first memory cells, a second read voltage within a voltage range of the first read voltages to read data from the first memory cells, third read voltages to read data from the second memory cells, and a fourth read voltage within a voltage range of the third read voltages to read data from the second memory cells.Type: GrantFiled: August 28, 2018Date of Patent: December 10, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventor: Teruo Takagiwa
-
Publication number: 20190294495Abstract: A memory system includes a semiconductor memory and a memory controller. The semiconductor memory includes first memory cells, first bit lines connected to the first memory cells, second memory cells, second bit lines connected to the second memory cells, a word line connected to the first and second memory cells, and a driver configured to apply a voltage to the word line. In response to a special read command from the memory controller, the driver sequentially applies, to the word line, first read voltages to read data from the first memory cells, a second read voltage within a voltage range of the first read voltages to read data from the first memory cells, third read voltages to read data from the second memory cells, and a fourth read voltage within a voltage range of the third read voltages to read data from the second memory cells.Type: ApplicationFiled: August 28, 2018Publication date: September 26, 2019Inventor: Teruo TAKAGIWA
-
Patent number: 10103716Abstract: A data latch circuit includes a first inverter circuit having a first input terminal and a first output terminal, and connected between a first voltage source and a second voltage source, a second inverter circuit having a second input terminal electrically connected to the first output terminal and a second output terminal electrically connected to the first input terminal, and connected between the first voltage source and the second voltage source, a first transistor electrically connected between the first voltage source and the first inverter circuit, a second transistor electrically connected between the second voltage source and the first inverter circuit, a first switch circuit that controls an electrical connection between the first output terminal and a first bus, and a second switch circuit that controls an electrical connection between the first output terminal and a second bus.Type: GrantFiled: February 26, 2017Date of Patent: October 16, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Teruo Takagiwa
-
Publication number: 20180054190Abstract: A data latch circuit includes a first inverter circuit having a first input terminal and a first output terminal, and connected between a first voltage source and a second voltage source, a second inverter circuit having a second input terminal electrically connected to the first output terminal and a second output terminal electrically connected to the first input terminal, and connected between the first voltage source and the second voltage source, a first transistor electrically connected between the first voltage source and the first inverter circuit, a second transistor electrically connected between the second voltage source and the first inverter circuit, a first switch circuit that controls an electrical connection between the first output terminal and a first bus, and a second switch circuit that controls an electrical connection between the first output terminal and a second bus.Type: ApplicationFiled: February 26, 2017Publication date: February 22, 2018Inventor: Teruo TAKAGIWA
-
Patent number: 9754642Abstract: A semiconductor memory device includes a plurality of memory cells, a data bus connected to a first column of the memory cells, by which data is transferred to and from the memory cells of the first column, a data latch storing data indicating whether the first column is defective or not, and a transistor having a first terminal connected to the data bus, a second terminal connected to a voltage source, and a gate connected to an output of the data latch.Type: GrantFiled: February 23, 2016Date of Patent: September 5, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Teruo Takagiwa
-
Publication number: 20160247549Abstract: A semiconductor memory device includes a plurality of memory cells, a data bus connected to a first column of the memory cells, by which data is transferred to and from the memory cells of the first column, a data latch storing data indicating whether the first column is defective or not, and a transistor having a first terminal connected to the data bus, a second terminal connected to a voltage source, and a gate connected to an output of the data latch.Type: ApplicationFiled: February 23, 2016Publication date: August 25, 2016Inventor: Teruo TAKAGIWA
-
Patent number: 9093159Abstract: According to one embodiment, a semiconductor memory device includes: a memory cell array; a first data latch; a second data latch; a first data bus; a second data bus; a first temporary latch; a second temporary latch; and a control unit. The first and the second data latches are electrically connected to the memory cell array. The first data bus is electrically connected to the first data latch. The second data bus is electrically connected to the second data latch. The first temporary latch is electrically connected to the first data bus. The second temporary latch is electrically connected to the second data bus. The control unit is configured to write data on the first temporary latch and transfer data retained in the first temporary latch to the first data latch while writing data on the second temporary latch.Type: GrantFiled: March 12, 2014Date of Patent: July 28, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Teruo Takagiwa, Masatsugu Ogawa
-
Patent number: 9003105Abstract: According to one embodiment, a semiconductor memory device includes a plurality of blocks in a memory cell, each of the blocks acting as an erasure unit of data, the block including a plurality of pages, each of the pages including a plurality of memory cell transistors, each of the memory cell transistors being configured to be an erasure state or a first retention state based on a threshold voltage of the memory cell transistor, and a controller searching data in the block with respect to, writing a first flag denoting effective into a prescribed page of the block with the erasure state, and writing the first flag denoting non-effective into a prescribed page of the block with the first retention state, reading out the prescribed page of the block with the first retention state, and determining that the block is writable when the first flag denotes effective.Type: GrantFiled: September 5, 2012Date of Patent: April 7, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Ayako Yamano, Teruo Takagiwa, Koichi Fukuda, Hitoshi Shiga, Osamu Nagao
-
Publication number: 20150078091Abstract: According to one embodiment, a semiconductor memory device includes: a memory cell array; a first data latch; a second data latch; a first data bus; a second data bus; a first temporary latch; a second temporary latch; and a control unit. The first and the second data latches are electrically connected to the memory cell array. The first data bus is electrically connected to the first data latch. The second data bus is electrically connected to the second data latch. The first temporary latch is electrically connected to the first data bus. The second temporary latch is electrically connected to the second data bus. The control unit is configured to write data on the first temporary latch and transfer data retained in the first temporary latch to the first data latch while writing data on the second temporary latch.Type: ApplicationFiled: March 12, 2014Publication date: March 19, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Teruo TAKAGIWA, Masatsugu Ogawa
-
Patent number: 8953390Abstract: According to one embodiment, a semiconductor memory device includes n (n being a natural number of 2 or more) data retention circuits connected to a data input/output terminal; n buses connected respectively to the n data retention circuits; m×n data latch circuits connected to the buses, with m (m being a natural number of 2 or more) data latch circuits being connected per one of the buses; and a selection circuit configured to simultaneously perform data transfer from/to the data retention circuits for a plurality of the data latch circuits in units of a group including the plurality of the data latch circuits, the data latch circuits being divided into the groups so that not all the data latch circuits connected to the same bus are included in the same group.Type: GrantFiled: August 30, 2013Date of Patent: February 10, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Masatsugu Ogawa, Teruo Takagiwa
-
Patent number: 8902675Abstract: A semiconductor memory device according to an embodiment includes a memory cell array that includes a plurality of cell columns each configured by a plurality of memory cells, and a column control circuit that includes a plurality of sense amplifier-data latch units each including a plurality of sense amplifiers that detect and amplify data of the memory cells and a plurality of data latches. One of the plurality of sense amplifier-data latch units is a first sense amplifier-data latch unit and another of the plurality of sense amplifier-data latch units is a second sense amplifier-data latch unit, the first sense amplifier-data latch unit and the second sense amplifier-data latch unit having different numbers of the cell columns capable of being handled.Type: GrantFiled: September 5, 2012Date of Patent: December 2, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Teruo Takagiwa
-
Patent number: 8885425Abstract: According to one embodiment, a memory includes main and redundancy regions including cells, first units in the main region, second units in the redundancy region, a column control circuit configured to selects the first units using a first pointer corresponding to an address signal, and selects the second unit using a second pointer when defect address of the main region matches the address signal so that defect first unit is replaced with the second unit, a selection circuit configured to connects one of a first path for the main region and a second path for the redundancy region to a third path based on a comparison result between the address signal and the defect address.Type: GrantFiled: May 28, 2013Date of Patent: November 11, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Teruo Takagiwa