Patents by Inventor Tetsuya Heima
Tetsuya Heima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9871493Abstract: A first transistor has a first terminal and a second terminal. A second transistor has a third terminal, a fourth terminal and a fifth terminal electrically connected to the second terminal of the first transistor during amplification performed by the first transistor. A first bias circuit is electrically connected to the first terminal of the first transistor and supplies a first bias to the first terminal so that a magnitude of the first bias is increased with a rise in circuit temperature. A second bias circuit is electrically connected to the third terminal of the second transistor and supplies a second bias to the third terminal so that the magnitude of the second bias is constantly maintained with respect to changes in the circuit temperature.Type: GrantFiled: February 19, 2016Date of Patent: January 16, 2018Assignee: Mitsubishi Electric CorporationInventor: Tetsuya Heima
-
Publication number: 20160352288Abstract: A first transistor has a first terminal and a second terminal. A second transistor has a third terminal, a fourth terminal and a fifth terminal electrically connected to the second terminal of the first transistor during amplification performed by the first transistor. A first bias circuit is electrically connected to the first terminal of the first transistor and supplies a first bias to the first terminal so that a magnitude of the first bias is increased with a rise in circuit temperature. A second bias circuit is electrically connected to the third terminal of the second transistor and supplies a second bias to the third terminal so that the magnitude of the second bias is constantly maintained with respect to changes in the circuit temperature.Type: ApplicationFiled: February 19, 2016Publication date: December 1, 2016Applicant: Mitsubishi Electric CorporationInventor: Tetsuya HEIMA
-
Publication number: 20120146740Abstract: The present invention provides a semiconductor device. In the semiconductor device, a signal distributor distributes a high frequency signal generated by an oscillator and inputted to an input part to first and second signals and outputs the same from first and second output parts respectively. A modulator modulates a baseband signal with the first signal and outputs the same therefrom. An offset adjustment unit compares the second signal and the first signal that leaks from the output of the modulator to thereby adjust an offset of the baseband signal. The signal distributor includes a first capacitive element provided between the input part and the first output part, and a second capacitive element provided between the first output part and the second output part. The electrostatic capacitance of the first capacitive element is larger than that of the second capacitive element.Type: ApplicationFiled: December 1, 2011Publication date: June 14, 2012Inventors: Yoshikazu FURUTA, Tetsuya Heima, Kazuaki Hori
-
Publication number: 20110142113Abstract: The present invention provides a communication apparatus (RFIC) capable of performing a DC offset correction of an orthogonal modulation unit with a degree of accuracy higher than conventional. The orthogonal modulation unit of the RFIC includes first and second mixers, an adder and first and second switches. The first mixer receives a first local oscillation signal therein through the first switch. The second mixer receives a second local oscillation signal therein through the second switch. During calibration, a DC offset of the first mixer is adjusted in a state in which the first switch is brought to an ON state and the second switch is brought to an OFF state. Further, a DC offset of the second mixer is adjusted in a state in which the first switch is brought to an OFF state and the second switch is brought to an ON state.Type: ApplicationFiled: December 8, 2010Publication date: June 16, 2011Inventors: Mitsuhiko HOKAZONO, Tetsuya Heima, Kazuaki Hori
-
Patent number: 6894598Abstract: An inductor has a laminated structure in which an insulating layer and a wiring layer are laminated alternately on a semiconductor substrate. The laminated structure includes at least two wiring layers and an insulating layer interposed between them. A first wiring layer has a first winding part and a second winding part in the same plane, adjacent each other, and wound. A second wiring layer has a wiring part having a single path from one terminal to the other. The first and second winding parts are electrically connected to the wiring part. When a voltage is applied between one terminal of the first winding part and one terminal of the second winding part, currents flow in the first and second winding parts in opposite directions.Type: GrantFiled: July 8, 2003Date of Patent: May 17, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Tetsuya Heima
-
Patent number: 6850120Abstract: A first NMOS transistor has its source connected to ground and its drain connected to the source of a second NMOS transistor of high breakdown voltage via an inductor. The second NMOS transistor of high breakdown voltage has its drain connected to a power supply line Vdd via the inductor. An output Vout is provided from the drain of the second NMOS transistor. When an input voltage Vin is applied to the gate of the first NMOS transistor and a bias voltage Vg2 is applied to the gate of the second NMOS transistor, the first and second NMOS transistors operate. The voltage amplitude of the load end of the second NMOS transistor of high breakdown voltage connected to the inductor swings about the power supply voltage. The voltage amplitude increases as the output voltage becomes higher.Type: GrantFiled: December 3, 2002Date of Patent: February 1, 2005Assignee: Renesas Technology Corp.Inventors: Tetsuya Heima, Hiroshi Komurasaki
-
Publication number: 20040140878Abstract: An inductor of the invention has a laminated structure in which an insulating layer and a wiring layer are laminated alternately on a semiconductor substrate. The laminated structure includes at least two wiring layers and an insulating layer interposed between them. A first wiring layer has a first winding part and a second winding part wound around on the same plane, which are disposed adjacently to each other. A second wiring layer has a wiring part having a single path from one terminal thereof to the other. The first and second winding parts are electrically connected to the wiring part. When a voltage is applied between one terminal of the first winding part and one terminal of the second winding part, currents flow in the first and second winding parts are in the opposite directions.Type: ApplicationFiled: July 8, 2003Publication date: July 22, 2004Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Tetsuya Heima
-
Publication number: 20030155980Abstract: A first NMOS transistor has its source connected to ground and its drain connected to the source of a second NMOS transistor of high breakdown voltage via an inductor. The second NMOS transistor of high breakdown voltage has its drain connected to a power supply line Vdd via the inductor. An output Vout is provided from the drain of the second NMOS transistor. When an input voltage Vin is applied to the gate of the first NMOS transistor and a bias voltage Vg2 is applied to the gate of the second NMOS transistor, the first and second NMOS transistors operate. The voltage amplitude of the load end of the second NMOS transistor of high breakdown voltage connected to the inductor swings about the power supply voltage. The voltage amplitude increases as the output voltage becomes higher.Type: ApplicationFiled: December 3, 2002Publication date: August 21, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Tetsuya Heima, Hiroshi Komurasaki
-
Patent number: 6177841Abstract: A high frequency power amplifier with reduced power loss and improved power amplification efficiency has an output matching circuit providing an open circuit to a second harmonic and a short circuit to a third harmonic of a high frequency signal. This is accomplished by, for example, adjusting lengths of a drain bias line and a plurality of signal lines so that the phase of S parameter S11 (input reflection coefficient) to the second harmonic is from −80° to 140°, and the phase of S parameter S11 to the third harmonic is from 160° to 220°. The line length of each line in an input matching circuit is also adjusted so that the phase of S parameter S22 (output reflection coefficient) at the fundamental frequency is between +5° to −75°.Type: GrantFiled: February 26, 1999Date of Patent: January 23, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Akira Ohta, Akira Inoue, Tetsuya Heima
-
Patent number: 5859554Abstract: A variable delay circuit that delays an input signal for a desired time and outputs the delayed signal includes N (N is an integer of 2 or more) load transistors and N control transistors for controlling the load transistors respectively connected in pairs in series to form N load transistor pairs. The load transistor pairs are connected in parallel to form a load transistor group. A switching transistor that is turned on or off according to an input signal input to a gate, and the load transistor group are connected in series between first and second power supplies. The input signal is delayed according to control signals that are respectively input to the control transistors, and a delayed signal is output from a connection node of the load transistor group and the switching transistor. Since no selector is required, a delay circuit operation due to differences in delay times between paths in a selector is avoided, thereby obtaining a variable delay circuit having minute resolution and a good yield.Type: GrantFiled: December 23, 1996Date of Patent: January 12, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Norio Higashisaka, Akira Ohta, Tetsuya Heima
-
Patent number: 5834960Abstract: A semiconductor device includes an input terminal and an output terminal; a delay circuit including N (N=integer) unit delay circuits connected in series between the input terminal and the output terminal, earn unit delay circuit including first and second two-input NOR or NAND circuits connected in series, the second two-input NOR or NAND circuit being nearer to the output terminal than the first two-input NOR or NAND circuit, a first input of each first two-input NOR or NAND circuit being connected to the input terminal, and an output of each first two-input NOR or NAND circuit being connected to a first input of the second two-input NOR or NAND circuit of each unit delay circuit; and a control circuit outputting individual control signals, each control signal being applied to a respective second input of the second two-input NOR or NAND circuit included in each unit delay circuit, wherein delay time in signal transmission from the input terminal to the output terminal varies in response to the control signType: GrantFiled: June 23, 1997Date of Patent: November 10, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tetsuya Heima, Norio Higashisaka, Akira Ohta
-
Patent number: 5821793Abstract: A variable delay circuit including an input terminal to which a signal to be delayed is input, a delay gate connected to the input terminal, a logical gate to which an input to the delay gate and an output from the delay gate are input and which forms a delayed signal, and an output terminal outputting the delayed signal formed by the logical gate. A control signal for controlling the delay gate is input to the delay gate.Type: GrantFiled: August 12, 1996Date of Patent: October 13, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Akira Ohta, Norio Higashisaka, Tetsuya Heima