Patents by Inventor Thomas Hastings Greer, III
Thomas Hastings Greer, III has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10505451Abstract: A system and method are provided for controlling a modified buck converter circuit. A pull-up switching mechanism that is coupled to an upstream terminal of an inductor within a modified buck converter circuit is enabled. A load current at the output of the modified buck regulator circuit is measured. A capacitor current associated with a capacitor that is coupled to a downstream terminal of the inductor is continuously sensed and the pull-up switching mechanism is disabled when the capacitor current is greater than a sum of the load current and an enabling current value.Type: GrantFiled: January 15, 2019Date of Patent: December 10, 2019Assignee: NVIDIA CorporationInventors: Sudhir Shrikantha Kudva, William J. Dally, Thomas Hastings Greer, III, Carl Thomas Gray
-
Patent number: 10361023Abstract: A magnetic power supply coupling system is disclosed. An integrated circuit module includes an integrated circuit die and a secondary winding that is configured to generate an induced, alternating current based on a magnetic flux. A primary winding is external to the integrated circuit module, proximate to the integrated circuit module, and coupled to a main power supply corresponding to an alternating current that generates the magnetic flux. The induced, alternating current is converted into a direct current at a voltage level to supply power to the integrated circuit die.Type: GrantFiled: July 31, 2015Date of Patent: July 23, 2019Assignee: NVIDIA CorporationInventors: William J. Dally, Thomas Hastings Greer, III, Sudhir Shrikantha Kudva
-
Patent number: 10339850Abstract: A method, computer readable medium, and system generate a low-latency image for display. The method includes the steps of receiving a portion of an image for display, selecting a pulse-width value for displaying the portion of the image, and driving a display device to present the portion of the image using a pulse-width value and pulse density modulation value. Logic circuits for implementing the method may be included in a graphics processing unit or within a display device. The portion of the image for display may be rendered based on real-time position information associated with a head-mounted display.Type: GrantFiled: November 12, 2015Date of Patent: July 2, 2019Assignee: NVIDIA CorporationInventor: Thomas Hastings Greer, III
-
Publication number: 20190173380Abstract: A system and method are provided for controlling a modified buck converter circuit. A pull-up switching mechanism that is coupled to an upstream terminal of an inductor within a modified buck converter circuit is enabled. A load current at the output of the modified buck regulator circuit is measured. A capacitor current associated with a capacitor that is coupled to a downstream terminal of the inductor is continuously sensed and the pull-up switching mechanism is disabled when the capacitor current is greater than a sum of the load current and an enabling current value.Type: ApplicationFiled: January 15, 2019Publication date: June 6, 2019Inventors: Sudhir Shrikantha Kudva, William J. Dally, Thomas Hastings Greer, III, Carl Thomas Gray
-
Patent number: 10224813Abstract: A system and method are provided for controlling a modified buck converter circuit. A pull-up switching mechanism that is coupled to an upstream terminal of an inductor within a modified buck converter circuit is enabled. A load current at the output of the modified buck regulator circuit is measured. A capacitor current associated with a capacitor that is coupled to a downstream terminal of the inductor is continuously sensed and the pull-up switching mechanism is disabled when the capacitor current is greater than a sum of the load current and an enabling current value.Type: GrantFiled: March 24, 2016Date of Patent: March 5, 2019Assignee: NVIDIA CorporationInventors: Sudhir Shrikantha Kudva, William J. Dally, Thomas Hastings Greer, III, Carl Thomas Gray
-
Publication number: 20170279355Abstract: A system and method are provided for controlling a modified buck converter circuit. A pull-up switching mechanism that is coupled to an upstream terminal of an inductor within a modified buck converter circuit is enabled. A load current at the output of the modified buck regulator circuit is measured. A capacitor current associated with a capacitor that is coupled to a downstream terminal of the inductor is continuously sensed and the pull-up switching mechanism is disabled when the capacitor current is greater than a sum of the load current and an enabling current value.Type: ApplicationFiled: March 24, 2016Publication date: September 28, 2017Inventors: Sudhir Shrikantha Kudva, William J. Dally, Thomas Hastings Greer, III, Carl Thomas Gray
-
Publication number: 20170039926Abstract: A method, computer readable medium, and system generate a low-latency image for display. The method includes the steps of receiving a portion of an image for display, selecting a pulse-width value for displaying the portion of the image, and driving a display device to present the portion of the image using a pulse-width value and pulse density modulation value. Logic circuits for implementing the method may be included in a graphics processing unit or within a display device. The portion of the image for display may be rendered based on real-time position information associated with a head-mounted display.Type: ApplicationFiled: November 12, 2015Publication date: February 9, 2017Inventor: Thomas Hastings Greer, III
-
Patent number: 9338036Abstract: One embodiment of the present invention sets forth a mechanism for transmitting and receiving differential signals. A transmitter combines a direct current (DC) to DC converter including a capacitor with a 2:1 multiplexer to drive a pair of differential signaling lines. The transmitter drives a pair of voltages that are symmetric about the ground power supply level. Signaling currents are returned to the ground plane to minimize the generation of noise that is a source of crosstalk between different differential signaling pairs. Noise introduced through the power supply is correlated with the switching rate of the data and may be reduced using an equalizer circuit.Type: GrantFiled: January 30, 2012Date of Patent: May 10, 2016Assignee: NVIDIA CorporationInventors: John W. Poulton, Thomas Hastings Greer, III, William J. Dally
-
Publication number: 20160043569Abstract: A magnetic power supply coupling system is disclosed. An integrated circuit module includes an integrated circuit die and a secondary winding that is configured to generate an induced, alternating current based on a magnetic flux. A primary winding is external to the integrated circuit module, proximate to the integrated circuit module, and coupled to a main power supply corresponding to an alternating current that generates the magnetic flux. The induced, alternating current is converted into a direct current at a voltage level to supply power to the integrated circuit die.Type: ApplicationFiled: July 31, 2015Publication date: February 11, 2016Inventors: William J. Dally, Thomas Hastings Greer, III, Sudhir Shrikantha Kudva
-
Patent number: 9251870Abstract: A system is provided for transmitting signals. The system comprises a first processing unit, a cache memory, and a package. The first processing unit comprises a first ground-referenced single-ended signaling (GRS) interface circuit and the second processing unit comprises a second GRS interface circuit. The cache memory comprises a third and a fourth GRS interface circuit. The package comprises one or more electrical traces that couple the first GRS interface to the third GRS interface and couple the second GRS interface to the fourth GRS interface, where the first GRS interface circuit, the second GRS interface, the third GRS interface, and the fourth GRS interface circuit are each configured to transmit a pulse along one trace of the one or more electrical traces by discharging a capacitor between the one trace and a ground network.Type: GrantFiled: April 4, 2013Date of Patent: February 2, 2016Assignee: NVIDIA CorporationInventors: William J. Dally, John W. Poulton, Thomas Hastings Greer, III, Brucek Kurdo Khailany, Carl Thomas Gray
-
Patent number: 9170980Abstract: A system of interconnected chips comprising a multi-chip module (MCM) includes a processor chip, a system functions chip, and an MCM package configured to include the processor chip, the system functions chip, and an interconnect circuit. The processor chip is configured to include a first ground-referenced single-ended signaling interface circuit. A first set of electrical traces manufactured within the MCM package and configured to couple the first single-ended signaling interface circuit to the interconnect circuit. The system functions chip is configured to include a second single-ended signaling interface circuit and a host interface. A second set of electrical traces manufactured within the MCM package and configured to couple the host interface to at least one external pin of the MCM package. In one embodiment, each single-ended signaling interface advantageously implements ground-referenced single-ended signaling.Type: GrantFiled: August 22, 2013Date of Patent: October 27, 2015Assignee: NVIDIA CorporationInventors: William J. Dally, Jonah M. Alben, John W. Poulton, Thomas Hastings Greer, III
-
Patent number: 9171607Abstract: A system of interconnected chips comprising a multi-chip module (MCM) includes a first processor chip, a system function chip, and an MCM package configured to include the first processor chip and the system function chip. The first processor chip is configured to include a first ground-referenced single-ended signaling (GRS) interface circuit. The system function chip is configured to include a second GRS interface circuit. A first set of electrical traces are fabricated within the MCM package and coupled to the first GRS interface circuit and to the second GRS interface circuit. The first GRS interface circuit and second GRS interface circuit together provide a communication channel between the first processor chip and the system function chip.Type: GrantFiled: July 9, 2013Date of Patent: October 27, 2015Assignee: NVIDIA CorporationInventors: William J. Dally, John W. Poulton, Thomas Hastings Greer, III, Brucek Kurdo Khailany, Carl Thomas Gray
-
Patent number: 9153539Abstract: A system of interconnected chips comprising a multi-chip module (MCM) includes a first processor chip, a graphics processing cluster (GPC) chip, and an MCM package configured to include the first processor chip, the GPC chip, and an interconnect circuit. The first processor chip is configured to include a first ground-referenced single-ended signaling interface circuit. A first set of electrical traces fabricated within the MCM package and configured to couple the first single-ended signaling interface circuit to the interconnect circuit. The GPC chip is configured to include a second single-ended signaling interface circuit and to execute shader programs. A second set of electrical traces fabricated within the MCM package and configured to couple the second single-ended signaling interface circuit to the interconnect circuit. In one embodiment, each single-ended signaling interface advantageously implements ground-referenced single-ended signaling.Type: GrantFiled: August 22, 2013Date of Patent: October 6, 2015Assignee: NVIDIA CorporationInventors: William J. Dally, Jonah M. Alben, John W. Poulton, Thomas Hastings Greer, III
-
Patent number: 9147447Abstract: A system is provided for transmitting signals. The system comprises a first processing unit, a memory subsystem, and a package. The first processing unit is configured to include a first ground-referenced single-ended signaling (GRS) interface circuit. The memory subsystem is configured to include a second GRS interface circuit. The package is configured to include one or more electrical traces that couple the first GRS interface to the second GRS interface, where the first GRS interface circuit and the second GRS interface circuit are each configured to transmit a pulse along one trace of the one or more electrical traces by discharging a capacitor between the one trace and a ground network.Type: GrantFiled: March 15, 2013Date of Patent: September 29, 2015Assignee: NVIDIA CorporationInventors: William J. Dally, Brucek Kurdo Khailany, Thomas Hastings Greer, III, John W. Poulton
-
Patent number: 9076551Abstract: A system includes a control circuit and first, second, and third ground-referenced single-ended signaling (GRS) driver circuits that are each coupled to an output signal. The control circuit is configured to generate a first, second, and third set of control signals that are each based on a respective phase of a clock signal. Each GRS driver circuit is configured to pre-charge a capacitor to store a charge based on the respective set of control signals during at least one phase of the clock signal and drive the output signal relative to a ground network by discharging the charge during a respective phase of the clock signal.Type: GrantFiled: July 1, 2013Date of Patent: July 7, 2015Assignee: NVIDIA CorporationInventors: William J. Dally, John W. Poulton, Thomas Hastings Greer, III
-
Patent number: 9071244Abstract: One embodiment of the present invention sets forth a mechanism for transmitting and receiving ground-referenced single-ended signals. A transmitter combines a direct current (DC) to DC converter including a flying capacitor with a 2:1 clocked multiplexer to drive a single-ended signaling line. The transmitter drives a pair of voltages that are symmetric about the ground power supply level. Signaling currents are returned to the ground plane to minimize the generation of noise that is a source of crosstalk between different signaling lines. Noise introduced through the power supply is correlated with the switching rate of the data and may be reduced using an equalizer circuit.Type: GrantFiled: October 16, 2013Date of Patent: June 30, 2015Assignee: NVIDIA CorporationInventors: John W. Poulton, Thomas Hastings Greer, III, William J. Dally
-
Patent number: 8941430Abstract: One embodiment sets forth a timing calibration technique for on-chip source-synchronous, complementary metal-oxide-semiconductor (CMOS) repeater-based interconnect. Two transition patterns may be applied to calibrate the delay of an on-chip data or clock wire. Calibration logic is configured to apply the transition patterns and then trim the delays of the clock and data wires based on captured calibration patterns. The trimming adjusts the delay of the clock and data wires using a configurable delay circuit. Timing errors may be caused by crosstalk, power-supply-induced jitter (PSIJ), or wire delay variation due to transistor and wire metallization mismatch. Chip yields may be improved by reducing the occurrence of timing errors due to mismatched delays between different wires of an on-chip interconnect.Type: GrantFiled: September 12, 2012Date of Patent: January 27, 2015Assignee: NVIDIA CorporationInventors: Robert Palmer, John W. Poulton, Thomas Hastings Greer, III, William James Dally
-
Patent number: 8935559Abstract: A data connector includes two different sets of wires that transport data between components of a computer system. A first set of wires transports data from a first component to a second component. A second set of wires transports data from the second component to the first component. The first set of wires is interlaced with the second set of wires so that each wire in the data connector transports data in the opposite direction of one or more neighboring wires.Type: GrantFiled: January 27, 2012Date of Patent: January 13, 2015Assignee: NVIDIA CorporationInventors: John W. Poulton, Robert Palmer, Thomas Hastings Greer, III
-
Publication number: 20140301134Abstract: A system is provided for transmitting signals. The system comprises a first processing unit, a cache memory, and a package. The first processing unit comprises a first ground-referenced single-ended signaling (GRS) interface circuit and the second processing unit comprises a second GRS interface circuit. The cache memory comprises a third and a fourth GRS interface circuit. The package comprises one or more electrical traces that couple the first GRS interface to the third GRS interface and couple the second GRS interface to the fourth GRS interface, where the first GRS interface circuit, the second GRS interface, the third GRS interface, and the fourth GRS interface circuit are each configured to transmit a pulse along one trace of the one or more electrical traces by discharging a capacitor between the one trace and a ground network.Type: ApplicationFiled: April 4, 2013Publication date: October 9, 2014Applicant: NVIDIA CorporationInventors: William J. Dally, John W. Poulton, Thomas Hastings Greer, III, Brucek Kurdo Khailany, Carl Thomas Gray
-
Patent number: 8854123Abstract: A system of interconnected chips comprising a multi-chip module (MCM) includes a first processor chip, a second processor chip, and an MCM package configured to include the first processor chip, the second processor chip, and an interconnect circuit. The first processor chip is configured to include a first ground-referenced single-ended signaling (GRS) interface circuit. A first set of electrical traces fabricated within the MCM package and configured to couple the first GRS interface circuit to the interconnect circuit. The second processor chip is configured to include a second GRS interface circuit. A second set of electrical traces fabricated within the MCM package and configured to coupled the second GRS interface circuit to the interconnect circuit.Type: GrantFiled: July 19, 2013Date of Patent: October 7, 2014Assignee: NVIDIA CorporationInventors: William J. Dally, Brucek Kurdo Khailany, John W. Poulton, Thomas Hastings Greer, III, Carl Thomas Gray