Patents by Inventor Thomas J. Sheffler
Thomas J. Sheffler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230325309Abstract: A memory device having a DRAM core and a register stores first data in the register before receiving first and second memory access commands via a command interface and before receiving second data via a data interface. The memory device responds to the first memory access command by writing the first data from the register to the DRAM core and responds to the second memory access command by writing the second data from the data interface to the DRAM core.Type: ApplicationFiled: June 15, 2023Publication date: October 12, 2023Inventors: Thomas J. Sheffler, Lawrence Lai, Liang Peng, Bohuslav Rychlik
-
Patent number: 11748252Abstract: A memory access command, column address and plurality of write data values are received within an integrated-circuit memory chip via external signaling links. In response to the memory access command, the integrated-circuit memory chip (i) decodes the column address to select address-specified sense amplifiers from among a plurality of sense amplifiers that constitute a sense amplifier bank, (ii) reads first data, constituted by a plurality of read data values, out of the address-specified sense amplifiers, and (iii) overwrites the first data within the address-specified sense amplifiers with second data constituted by one or more of the write data values and by one or more of the read data values.Type: GrantFiled: December 2, 2021Date of Patent: September 5, 2023Assignee: Rambus Inc.Inventors: Thomas J. Sheffler, Lawrence Lai, Liang Peng, Bohuslav Rychlik
-
Patent number: 11720485Abstract: A memory device having a DRAM core and a register stores first data in the register before receiving first and second memory access commands via a command interface and before receiving second data via a data interface. The memory device responds to the first memory access command by writing the first data from the register to the DRAM core and responds to the second memory access command by writing the second data from the data interface to the DRAM core.Type: GrantFiled: April 25, 2022Date of Patent: August 8, 2023Assignee: Rambus Inc.Inventors: Thomas J. Sheffler, Lawrence Lai, Liang Peng, Bohuslav Rychlik
-
Publication number: 20220253378Abstract: A memory device having a DRAM core and a register stores first data in the register before receiving first and second memory access commands via a command interface and before receiving second data via a data interface. The memory device responds to the first memory access command by writing the first data from the register to the DRAM core and responds to the second memory access command by writing the second data from the data interface to the DRAM core.Type: ApplicationFiled: April 25, 2022Publication date: August 11, 2022Inventors: Thomas J. Sheffler, Lawrence Lai, Liang Peng, Bohuslav Rychlik
-
Publication number: 20220206936Abstract: A memory access command, column address and plurality of write data values are received within an integrated-circuit memory chip via external signaling links. In response to the memory access command, the integrated-circuit memory chip (i) decodes the column address to select address-specified sense amplifiers from among a plurality of sense amplifiers that constitute a sense amplifier bank, (ii) reads first data, constituted by a plurality of read data values, out of the address-specified sense amplifiers, and (iii) overwrites the first data within the address-specified sense amplifiers with second data constituted by one or more of the write data values and by one or more of the read data values.Type: ApplicationFiled: December 2, 2021Publication date: June 30, 2022Inventors: Thomas J. Sheffler, Lawrence Lai, Liang Peng, Bohuslav Rychlik
-
Patent number: 11204863Abstract: A memory access command, column address and plurality of write data values are received within an integrated-circuit memory chip via external signaling links. In response to the memory access command, the integrated-circuit memory chip (i) decodes the column address to select address-specified sense amplifiers from among a plurality of sense amplifiers that constitute a sense amplifier bank, (ii) reads first data, constituted by a plurality of read data values, out of the address-specified sense amplifiers, and (iii) overwrites the first data within the address-specified sense amplifiers with second data constituted by one or more of the write data values and by one or more of the read data values.Type: GrantFiled: January 6, 2020Date of Patent: December 21, 2021Assignee: Rambus Inc.Inventors: Thomas J. Sheffler, Lawrence Lai, Liang Peng, Bohuslav Rychlik
-
Publication number: 20200257619Abstract: A memory access command, column address and plurality of write data values are received within an integrated-circuit memory chip via external signaling links. In response to the memory access command, the integrated-circuit memory chip (i) decodes the column address to select address-specified sense amplifiers from among a plurality of sense amplifiers that constitute a sense amplifier bank, (ii) reads first data, constituted by a plurality of read data values, out of the address-specified sense amplifiers, and (iii) overwrites the first data within the address-specified sense amplifiers with second data constituted by one or more of the write data values and by one or more of the read data values.Type: ApplicationFiled: January 6, 2020Publication date: August 13, 2020Inventors: Thomas J. Sheffler, Lawrence Lai, Liang Peng, Bohuslav Rychlik
-
Patent number: 10552310Abstract: A memory access command, column address and plurality of write data values are received within an integrated-circuit memory chip via external signaling links. In response to the memory access command, the integrated-circuit memory chip (i) decodes the column address to select address-specified sense amplifiers from among a plurality of sense amplifiers that constitute a sense amplifier bank, (ii) reads first data, constituted by a plurality of read data values, out of the address-specified sense amplifiers, and (iii) overwrites the first data within the address-specified sense amplifiers with second data constituted by one or more of the write data values and by one or more of the read data values.Type: GrantFiled: January 29, 2018Date of Patent: February 4, 2020Assignee: Rambus Inc.Inventors: Thomas J. Sheffler, Lawrence Lai, Liang Peng, Bohuslav Rychlik
-
Patent number: 9813746Abstract: Systems and Algorithms for a network-loss tolerant, mobile broadcasting system that reliably and efficiently address unreliable or untimely transmission of segments. By associating a unique metadata to each segment (an Upload ID), segments are identified by the order in which they were captured at their source. Upload IDs allow for methods to proactively address lost or out-of-order segments without disturbing a broadcast. Late arriving segments are preserved for broadcast in the correct sequence by the invention's novel uses of Upload IDs.Type: GrantFiled: September 20, 2016Date of Patent: November 7, 2017Inventor: Thomas J. Sheffler
-
Publication number: 20170085936Abstract: Systems and Algorithms for a network-loss tolerant, mobile broadcasting system that reliably and efficiently address unreliable or untimely transmission of segments. By associating a unique metadata to each segment (an Upload ID), segments are identified by the order in which they were captured at their source. Upload IDs allow for methods to proactively address lost or out-of-order segments without disturbing a broadcast. Late arriving segments are preserved for broadcast in the correct sequence by the invention's novel uses of Upload IDs.Type: ApplicationFiled: September 20, 2016Publication date: March 23, 2017Inventor: Thomas J. Sheffler
-
Patent number: 8838900Abstract: A cache-coherence protocol distributes atomic operations among multiple processors (or processor cores) that share a memory space. When an atomic operation that includes an instruction to modify data stored in the shared memory space is directed to a first processor that does not have control over the address(es) associated with the data, the first processor sends a request, including the instruction to modify the data, to a second processor. Then, the second processor, which already has control of the address(es), modifies the data. Moreover, the first processor can immediately proceed to another instruction rather than waiting for the address(es) to become available.Type: GrantFiled: June 10, 2013Date of Patent: September 16, 2014Assignee: Rambus Inc.Inventors: Qi Lin, Liang Peng, Craig E. Hampel, Thomas J. Sheffler, Steven C. Woo, Bohuslav Rychlik
-
Publication number: 20140010517Abstract: The invention described herein covers methods, apparatus and computer architectures for reducing latency for viewing live video and for archiving the video. Embodiments of the invention include video cameras that generate meta data at or near the time of video acquisition, and tag video segments with that meta data for use by the architectures of the present invention. Alternatively, a live viewing server may tag the video segments with the meta-data upon arrival.Type: ApplicationFiled: July 2, 2013Publication date: January 9, 2014Applicant: Sensr.net, Inc.Inventors: Thomas J. Sheffler, Adam Beguelin, Yacim Bahi
-
Publication number: 20130275663Abstract: A cache-coherence protocol distributes atomic operations among multiple processors (or processor cores) that share a memory space. When an atomic operation that includes an instruction to modify data stored in the shared memory space is directed to a first processor that does not have control over the address(es) associated with the data, the first processor sends a request, including the instruction to modify the data, to a second processor. Then, the second processor, which already has control of the address(es), modifies the data. Moreover, the first processor can immediately proceed to another instruction rather than waiting for the address(es) to become available.Type: ApplicationFiled: June 10, 2013Publication date: October 17, 2013Inventors: Qi Lin, Liang Peng, Craig E. Hampel, Thomas J. Sheffler, Steven C. Woo, Bohusluv Rychlik
-
Patent number: 8473681Abstract: A cache-coherence protocol distributes atomic operations among multiple processors (or processor cores) that share a memory space. When an atomic operation that includes an instruction to modify data stored in the shared memory space is directed to a first processor that does not have control over the address(es) associated with the data, the first processor sends a request, including the instruction to modify the data, to a second processor. Then, the second processor, which already has control of the address(es), modifies the data. Moreover, the first processor can immediately proceed to another instruction rather than waiting for the address(es) to become available.Type: GrantFiled: February 2, 2010Date of Patent: June 25, 2013Assignee: Rambus Inc.Inventors: Qi Lin, Liang Peng, Craig E. Hampel, Thomas J. Sheffler, Steven C. Woo, Bohuslav Rychlik
-
Publication number: 20110289510Abstract: A cache-coherence protocol distributes atomic operations among multiple processors (or processor cores) that share a memory space. When an atomic operation that includes an instruction to modify data stored in the shared memory space is directed to a first processor that does not have control over the address(es) associated with the data, the first processor sends a request, including the instruction to modify the data, to a second processor. Then, the second processor, which already has control of the address(es), modifies the data. Moreover, the first processor can immediately proceed to another instruction rather than waiting for the address(es) to become available.Type: ApplicationFiled: February 2, 2010Publication date: November 24, 2011Applicant: RAMBUS INC.Inventors: Qi Lin, Liang Peng, Craig E. Hampel, Thomas J. Sheffler, Steven C. Woo, Bohuslav Rychlik
-
Publication number: 20080263487Abstract: A method and system for performing consistency checking of one or more design representations having different design types. A translator for each design type obtains information from each design needed to evaluate rules that are design type-neutral. The described examples also allow a user to add rules using predefined rule terms. In addition, certain examples allow the user to add terms to the rule set and to make new rules with the added terms. Each new term added to a rule set has a corresponding abstraction function in a translator for each design type. Thus, the abstraction functions are not design type-neutral.Type: ApplicationFiled: June 23, 2008Publication date: October 23, 2008Inventors: Qiang Hong, JIng Jiang, Kevin D. Jones, Kathryn M. Mossawir, Thomas J. Sheffler, Paul Wong
-
Patent number: 7392492Abstract: A method and system for performing consistency checking of one or more design representations having different design types. A translator for each design type obtains information from each design needed to evaluate rules that are design type-neutral. The described examples also allow a user to add rules using predefined rule terms. In addition, certain examples allow the user to add terms to the rule set and to make new rules with the added terms. Each new term added to a rule set has a corresponding abstraction function in a translator for each design type. Thus, the abstraction functions are not design type-neutral.Type: GrantFiled: September 30, 2005Date of Patent: June 24, 2008Assignee: Rambus Inc.Inventors: Qiang Hong, Jing Jiang, Kevin D. Jones, Kathryn M. Mossawir, Thomas J. Sheffler, Paul Wong
-
Patent number: 7360187Abstract: A method and system for formally verifying designs having elements from more than a single design domain is described. An example system allows formal verification of a design containing mixed analog and digital subparts. The system may use different proof engines to solve an appropriate sub-partition of the entire design, and may provide a framework for translating between the different domains to create a unified result. For example, a digital proof engine may be used for a digital only subpart, while an analog proof engine may be used for an analog only subpart. The system may use the partitioning results to determine translators between the various domains, and an order in which the proof engines are applied.Type: GrantFiled: September 30, 2005Date of Patent: April 15, 2008Assignee: Rambus Inc.Inventors: Kevin D. Jones, Thomas J. Sheffler, Kathryn M. Mossawir, Qiang Hong, Paul Wong, Jing Jiang
-
Patent number: 7039782Abstract: A high-speed memory system is disclosed in which a single command effects control over either a single memory device or a plurality of memory devices depending on a present mode of operation. Such control may effect data transfer between the one or more memory devices and a memory controller, as well as operating state transitions or power mode transitions for the memory devices. Similarly, various configurations of relatively low bandwidth memory devices respond as a selectively controllable group to transmit or receive high bandwidth data.Type: GrantFiled: October 20, 2003Date of Patent: May 2, 2006Assignee: Rambus Inc.Inventors: Billy Wayne Garrett, Jr., Frederick Abbott Ware, Craig E. Hampel, Richard M. Barth, Donald C. Stark, Abhijit Mukund Abhyankar, Catherine Yuhjung Chen, Thomas J. Sheffler, Ely K. Tsern, Steven Cameron Woo
-
Patent number: 6839266Abstract: A memory module includes an array of N memory devices, each memory device having M data pins, where N is greater than M, and M and N are positive integers; and N bit lines traversing the array of N memory devices, such that each one of the N bit lines is connected to M of the N memory devices.Type: GrantFiled: March 20, 2002Date of Patent: January 4, 2005Assignee: Rambus Inc.Inventors: Billy Wayne Garrett, Jr., Frederick Abbott Ware, Craig E. Hampel, Richard M. Barth, Don Stark, Abhijit Mukund Abhyankar, Catherine Yuhjung Chen, Thomas J. Sheffler, Ely K. Tsern, Steven Cameron Woo