Patents by Inventor Tim V. Pham
Tim V. Pham has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10177052Abstract: The dies of a stacked die IC are tested and, in response to detection of a defect at one of the dies, the type of defect is identified. If the defect is identified as a defective module repairable at the die itself, a redundant module of the die is used to replace the functionality of the defective module. If the defect is identified as one that is not repairable, a replacement die in the die stack is used to replace the functionality of the defective die.Type: GrantFiled: April 8, 2014Date of Patent: January 8, 2019Assignee: NXP USA, Inc.Inventors: Perry H. Pelley, Michael B. McShane, Tim V. Pham
-
Patent number: 10002653Abstract: The dies of a stacked die integrated circuit (IC) employ the address bus to indicate the particular die, or set of dies, targeted by data on a data bus. During manufacture of the stacked die IC, the IC is programmed with information indicating a width of the address bus. During operation, each die addresses the other dies with addresses having the corresponding width based on this programmed information.Type: GrantFiled: October 28, 2014Date of Patent: June 19, 2018Assignee: NXP USA, Inc.Inventors: Perry H. Pelley, Michael B. McShane, Tim V. Pham
-
Patent number: 9640469Abstract: A method and apparatus are provided for manufacturing a lead frame based thermally enhanced flip chip package with an exposed heat spreader lid array (310) designed for direct attachment to an array of integrated circuit die (306) by including a thermal interface adhesion layer (308) to each die (306) and encapsulating the attached heat spreader lid array (310) and array of integrated circuit die (306) with mold compound (321) except for planar upper lid surfaces of the heat spreader lids (312).Type: GrantFiled: September 10, 2015Date of Patent: May 2, 2017Assignee: NXP USA, Inc.Inventors: George R. Leal, Tim V. Pham
-
Patent number: 9480161Abstract: A low profile strip dual in-line memory module (200) includes a passive interposer support structure (90) with patterned openings (91-97) formed between opposing top and bottom surfaces, a plurality of memory chips (D1-D8) attached to the top and bottom surfaces, and vertical solder ball conductors (98) extending through the patterned openings to electrically connect the plurality of memory chips, where each memory chip has an attachment surface facing the passive interposer structure and a patterned array of horizontal conductors (e.g., 82-86) formed on the attachment surface with contact pads electrically connected to the plurality of vertical conductors to define at least one bus conductor that is electrically connected to each memory die in the first and second plurality of memory die.Type: GrantFiled: January 17, 2014Date of Patent: October 25, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Perry H. Pelley, Michael B. McShane, Tim V. Pham
-
Publication number: 20160118095Abstract: The dies of a stacked die integrated circuit (IC) employ the address bus to indicate the particular die, or set of dies, targeted by data on a data bus. During manufacture of the stacked die IC, the IC is programmed with information indicating a width of the address bus. During operation, each die addresses the other dies with addresses having the corresponding width based on this programmed information.Type: ApplicationFiled: October 28, 2014Publication date: April 28, 2016Inventors: Perry H. Pelley, Michael B. McShane, Tim V. Pham
-
Patent number: 9318451Abstract: A first semiconductor device die is provided having a bottom edge incorporating a notch structure that allows sufficient height and width clearance for a wire bond connected to a bond pad on an active surface of a second semiconductor device die upon which the first semiconductor device die is stacked. Use of such notch structures reduces a height of a stack incorporating the first and second semiconductor device die, thereby also reducing a thickness of a semiconductor device package incorporating the stack.Type: GrantFiled: October 31, 2013Date of Patent: April 19, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Tim V. Pham, Michael B. McShane, Perry H. Pelley, Tab A. Stephens
-
Patent number: 9281256Abstract: A microelectronic device package including a package substrate, microelectronic component disposed on a first surface of a first portion of the substrate, and encapsulant material surrounding the microelectronic electronic component. An exposed surface of the first portion of the substrate is exposed through an opening in a first major surface of the encapsulant material. The exposed surface of the first portion has an edge. Encapsulant material is adjacent to the edge at the first major surface. The exposed surface is opposite the first surface. A stress relief feature located in one of the first major surface or a second major surface of the encapsulant material. The second major surface is opposite the first major surface. The stress relief feature reduces an amount of the encapsulant material and is 1 mm or less of a plane of the edge of the exposed surface. The plane is generally perpendicular to the exposed surface.Type: GrantFiled: September 25, 2013Date of Patent: March 8, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Min Ding, Tim V. Pham
-
Publication number: 20160005682Abstract: A method and apparatus are provided for manufacturing a lead frame based thermally enhanced flip chip package with an exposed heat spreader lid array (310) designed for direct attachment to an array of integrated circuit die (306) by including a thermal interface adhesion layer (308) to each die (306) and encapsulating the attached heat spreader lid array (310) and array of integrated circuit die (306) with mold compound (321) except for planar upper lid surfaces of the heat spreader lids (312).Type: ApplicationFiled: September 10, 2015Publication date: January 7, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: George R. Leal, Tim V. Pham
-
Patent number: 9159643Abstract: A method and apparatus are provided for manufacturing a lead frame based thermally enhanced flip chip package with an exposed heat spreader lid array (310) designed for direct attachment to an array of integrated circuit die (306) by including a thermal interface adhesion layer (308) to each die (306) and encapsulating the attached heat spreader lid array (310) and array of integrated circuit die (306) with mold compound (321) except for planar upper lid surfaces of the heat spreader lids (312).Type: GrantFiled: September 14, 2012Date of Patent: October 13, 2015Assignee: Freescale Semiconductor, Inc.Inventors: George R. Leal, Tim V. Pham
-
Publication number: 20150287653Abstract: The dies of a stacked die IC are tested and, in response to detection of a defect at one of the dies, the type of defect is identified. If the defect is identified as a defective module repairable at the die itself, a redundant module of the die is used to replace the functionality of the defective module. If the defect is identified as one that is not repairable, a replacement die in the die stack is used to replace the functionality of the defective die.Type: ApplicationFiled: April 8, 2014Publication date: October 8, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Perry H. Pelley, Michael B. McShane, Tim V. Pham
-
Publication number: 20150208510Abstract: A low profile strip dual in-line memory module (200) includes a passive interposer support structure (90) with patterned openings (91-97) formed between opposing top and bottom surfaces, a plurality of memory chips (D1-D8) attached to the top and bottom surfaces, and vertical solder ball conductors (98) extending through the patterned openings to electrically connect the plurality of memory chips, where each memory chip has an attachment surface facing the passive interposer structure and a patterned array of horizontal conductors (e.g., 82-86) formed on the attachment surface with contact pads electrically connected to the plurality of vertical conductors to define at least one bus conductor that is electrically connected to each memory die in the first and second plurality of memory die.Type: ApplicationFiled: January 17, 2014Publication date: July 23, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Perry H. Pelley, Michael B. McShane, Tim V. Pham
-
Patent number: 9087702Abstract: Edge coupling of semiconductor dies. In some embodiments, a semiconductor device may include a first semiconductor die, a second semiconductor die disposed in a face-to-face configuration with respect to the first semiconductor die, and an interposer arranged between the first semiconductor and second semiconductor dies, the interposer having an edge detent configured to allow an electrical coupling between the first and second semiconductor dies. In other embodiments, a method may include coupling a first semiconductor die to a surface of an interposer where an edge of the interposer includes detents and the first semiconductor die includes a first pad aligned with a first detent, coupling a second semiconductor die to an opposite surface of the interposer where the first and second semiconductor dies are in a face-to-face configuration and the second semiconductor die includes a second pad aligned with a second detent, and coupling the first and second pads together.Type: GrantFiled: September 4, 2013Date of Patent: July 21, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Tim V. Pham, Michael B. McShane, Perry H. Pelley, Andrew C. Russell, James R. Guajardo
-
Patent number: 9070657Abstract: An integrated circuit package includes a substrate having a heat conducting portion integrally formed with a heat dissipating portion. First and second integrated circuit dies are mounted to opposite sides of the heat conducting portion of the substrate. The first and second integrated circuit dies may each be packaged as flip-chip configurations. Electrical connections between contact pads on the first and second integrated circuit dies may be formed through openings formed in the heat conducting portion of the substrate. The heat dissipating portion may be positioned externally from a location between the first and second integrated circuit dies so that it dissipates heat away from the integrated circuit package into the surrounding environment.Type: GrantFiled: October 8, 2013Date of Patent: June 30, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Tim V. Pham, Derek S. Swanson, Trent S. Uehling
-
Publication number: 20150115474Abstract: A first semiconductor device die is provided having a bottom edge incorporating a notch structure that allows sufficient height and width clearance for a wire bond connected to a bond pad on an active surface of a second semiconductor device die upon which the first semiconductor device die is stacked. Use of such notch structures reduces a height of a stack incorporating the first and second semiconductor device die, thereby also reducing a thickness of a semiconductor device package incorporating the stack.Type: ApplicationFiled: October 31, 2013Publication date: April 30, 2015Inventors: TIM V. PHAM, MICHAEL B. MCSHANE, PERRY H. PELLEY, TAB A. STEPHENS
-
Publication number: 20150097280Abstract: An integrated circuit package includes a substrate having a heat conducting portion integrally formed with a heat dissipating portion. First and second integrated circuit dies are mounted to opposite sides of the heat conducting portion of the substrate. The first and second integrated circuit dies may each be packaged as flip-chip configurations. Electrical connections between contact pads on the first and second integrated circuit dies may be formed through openings formed in the heat conducting portion of the substrate. The heat dissipating portion may be positioned externally from a location between the first and second integrated circuit dies so that it dissipates heat away from the integrated circuit package into the surrounding environment.Type: ApplicationFiled: October 8, 2013Publication date: April 9, 2015Inventors: Tim V. Pham, Derek S. Swanson, Trent S. Uehling
-
Publication number: 20150084168Abstract: A microelectronic device package including a package substrate, microelectronic component disposed on a first surface of a first portion of the substrate, and encapsulant material surrounding the microelectronic electronic component. An exposed surface of the first portion of the substrate is exposed through an opening in a first major surface of the encapsulant material. The exposed surface of the first portion has an edge. Encapsulant material is adjacent to the edge at the first major surface. The exposed surface is opposite the first surface. A stress relief feature located in one of the first major surface or a second major surface of the encapsulant material. The second major surface is opposite the first major surface. The stress relief feature reduces an amount of the encapsulant material and is 1 mm or less of a plane of the edge of the exposed surface. The plane is generally perpendicular to the exposed surface.Type: ApplicationFiled: September 25, 2013Publication date: March 26, 2015Inventors: MIN DING, Tim V. Pham
-
Publication number: 20150069624Abstract: Recessed semiconductor die stacks. In some embodiments, a semiconductor device includes a first die including an active side and a back side, the back side including a non-recessed portion thicker than a recessed portion, the recessed portion including one or more through-die vias on a recessed surface; and a second die located in the recessed portion, the second die including an active side facing the recessed surface of the first die and coupled thereto through the one or more through-die vias. In another embodiment, a method includes creating a recess on a first die having a first thickness, the recess having a depth smaller than the first thickness; coupling a second die having a second thickness greater than the depth to the recess; and reducing the thickness of the second die by an amount equal to or greater than a difference between the second thickness and the depth.Type: ApplicationFiled: September 12, 2013Publication date: March 12, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Tim V. Pham, Fonzell D. Martin, Derek S. Swanson
-
Publication number: 20150061097Abstract: Edge coupling of semiconductor dies. In some embodiments, a semiconductor device may include a first semiconductor die, a second semiconductor die disposed in a face-to-face configuration with respect to the first semiconductor die, and an interposer arranged between the first semiconductor and second semiconductor dies, the interposer having an edge detent configured to allow an electrical coupling between the first and second semiconductor dies. In other embodiments, a method may include coupling a first semiconductor die to a surface of an interposer where an edge of the interposer includes detents and the first semiconductor die includes a first pad aligned with a first detent, coupling a second semiconductor die to an opposite surface of the interposer where the first and second semiconductor dies are in a face-to-face configuration and the second semiconductor die includes a second pad aligned with a second detent, and coupling the first and second pads together.Type: ApplicationFiled: September 4, 2013Publication date: March 5, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Tim V. Pham, Michael B. McShane, Perry H. Pelley, Andrew C. Russell, James R. Guajardo
-
Patent number: 8970026Abstract: A first set of electrically conductive cladding is disposed on an inner section of one external side of a package substrate. The first set electrically conductive cladding is fabricated with a first solder compound. A second set of electrically conductive cladding is disposed on an outer section of the one external side of the substrate. The second set of electrically conductive cladding consists of a second solder compound. The outer section can be farther away from a center of the one external side of the substrate than the inner section. During a reflow process, the first and second solder compounds are configured to become completely molten when heated and the first solder compound solidifies at a higher temperature during cool down than the second solder compound.Type: GrantFiled: February 12, 2013Date of Patent: March 3, 2015Assignee: Freescale Semiconductor, Inc.Inventors: George R. Leal, Leo M. Higgins, III, Tim V. Pham
-
Patent number: 8957510Abstract: A semiconductor device includes a semiconductor die having a first major surface and a second major surface opposite the first major surface, a first minor surface and a second minor surface opposite the first minor surface, a plurality of contact pads on the first major surface, and a notch which extends from the first minor surface and the second major surface into the semiconductor die. The notch has a notch depth measured from the second major surface into the semiconductor die, wherein the notch depth is less than a thickness of the semiconductor die, and a notch length measured from the first minor surface into the semiconductor die, wherein the notch length is less than a length of the semiconductor die measured between the first and second minor surfaces. The device includes a lead having a first end in the notch, and an encapsulant over the first major surface.Type: GrantFiled: July 3, 2013Date of Patent: February 17, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Tim V. Pham, James R. Guajardo, Michael B. McShane