Patents by Inventor Tin-Chee Lo
Tin-Chee Lo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7739557Abstract: An autonomous error recovery approach is provided for a memory device of a computing system. In response to a request for data, addressed data and associated control information of the memory device are tested for error. If error is detected, the contents of an addressed storage compartment of a second memory device are automatically retrieved and provided responsive to the request. As an example, the memory device may be a cache and the second memory device may be main memory for the computing system.Type: GrantFiled: June 15, 2007Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: Sandeep Brahmadathan, Tin-Chee Lo, Jeffrey M. Turner
-
Patent number: 7596734Abstract: A system for performing AC self-test on an integrated circuit that includes a system clock for normal operation is provided. The system includes the system clock, self-test circuitry, a first and second test register to capture and launch test data in response to a sequence of data pulses, and a logic circuit to be tested. The self-test circuitry includes an AC self-test controller and a clock splitter. The clock splitter generates the sequence of data pulses including a long data capture pulse followed by an at speed data launch pulse and an at speed data capture pulse followed by a long data launch pulse. The at speed data launch pulse and the at speed data capture pulse are generated for a common cycle of the system clock.Type: GrantFiled: August 4, 2008Date of Patent: September 29, 2009Assignee: International Business Machines CorporationInventors: John D. Flanagan, Jay R. Herring, Tin-Chee Lo
-
Patent number: 7587543Abstract: A dynamic arbitration controller includes components for reading current state information as well as records of known arbitration states which may cause a deadlock condition, comparing the current state to the records of known arbitration states and resolving deadlock conditions during arbitration. The dynamic arbitration controller may include circuits for storing and retrieving information related to the arbitration. The dynamic arbitration controller may be implemented as a circuit design or as a computer program product stored on machine readable media.Type: GrantFiled: January 23, 2006Date of Patent: September 8, 2009Assignee: International Business Machines CorporationInventors: Daniele Di Genova, Tin-Chee Lo, Yuk-Ming Ng, Jeffrey M. Turner
-
Publication number: 20080313514Abstract: A system for performing AC self-test on an integrated circuit that includes a system clock for normal operation is provided. The system includes the system clock, self-test circuitry, a first and second test register to capture and launch test data in response to a sequence of data pulses, and a logic circuit to be tested. The self-test circuitry includes an AC self-test controller and a clock splitter. The clock splitter generates the sequence of data pulses including a long data capture pulse followed by an at speed data launch pulse and an at speed data capture pulse followed by a long data launch pulse. The at speed data launch pulse and the at speed data capture pulse are generated for a common cycle of the system clock.Type: ApplicationFiled: August 4, 2008Publication date: December 18, 2008Applicant: International Business Machines CorporationInventors: John D. Flanagan, Jay R. Herring, Tin-Chee Lo
-
Patent number: 7430698Abstract: A method and system for performing AC self-test on an integrated circuit that includes a system clock for use during normal operation are provided. The method includes applying a long data capture pulse to a first test register in response to the system clock, applying an at speed data launch pulse to the first test register in response to the system clock, inputting the data from the first register to a logic path in response to applying the at speed data launch pulse to the first test register, applying an at speed data capture pulse to a second test register in response to the system clock, inputting the logic path output to the second test register in response to applying the at speed data capture pulse to the second test register, and applying a long data launch pulse to the second test register in response to the system clock.Type: GrantFiled: December 30, 2005Date of Patent: September 30, 2008Assignee: International Business Machines CorporationInventors: John D. Flanagan, Jay R. Herring, Tin-Chee Lo
-
Publication number: 20070240021Abstract: An autonomous error recovery approach is provided for a memory device of a computing system. In response to a request for data, addressed data and associated control information of the memory device are tested for error. If error is detected, the contents of an addressed storage compartment of a second memory device are automatically retrieved and provided responsive to the request. As an example, the memory device may be a cache and the second memory device may be main memory for the computing system.Type: ApplicationFiled: June 15, 2007Publication date: October 11, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sandeep Brahmadathan, Tin-Chee Lo, Jeffrey Turner
-
Patent number: 7275202Abstract: An autonomous error recovery approach is provided for a memory device of a computing system. In response to a request for data, addressed data and associated control information of the memory device are tested for error. If error is detected, the contents of an addressed storage compartment of a second memory device are automatically retrieved and provided responsive to the request. As an example, the memory device may be a cache and the second memory device may be main memory for the computing system.Type: GrantFiled: April 7, 2004Date of Patent: September 25, 2007Assignee: International Business Machines CorporationInventors: Sandeep Brahmadathan, Tin-chee Lo, Jeffrey M. Turner
-
Publication number: 20070174530Abstract: A dynamic arbitration controller includes components for reading current state information as well as records of known arbitration states which may cause a deadlock condition, comparing the current state to the records of known arbitration states and resolving deadlock conditions during arbitration. The dynamic arbitration controller may include circuits for storing and retrieving information related to the arbitration. The dynamic arbitration controller may be implemented as a circuit design or as a computer program product stored on machine readable media.Type: ApplicationFiled: January 23, 2006Publication date: July 26, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniele Genova, Tin-Chee Lo, Yuk-Ming Ng, Jeffrey Turner
-
Patent number: 7167952Abstract: A method of writing to cache including initiating a write operation to a cache. In a first operational mode, the presence or absence of a write miss is detected and if a write miss is absent, writing data to the cache and if a write miss is present, retrieving the data from a further memory and writing the data to the cache based on least recently used logic. In a second operational mode, the cache is placed in a memory mode and the data is written to the cache based on an address regardless of whether a write miss is present or absent.Type: GrantFiled: September 17, 2003Date of Patent: January 23, 2007Assignee: International Business Machines CorporationInventors: Krishna M. Desai, Anil S. Keste, Tin-chee Lo, Thomas D. Needham, Yuk-Ming Ng, Jeffrey M. Turner
-
Publication number: 20060242509Abstract: An exemplary embodiment of the present invention is a method for performing AC self-test on an integrated circuit that includes a system clock for use during normal operation. The method comprises applying a long data capture pulse to a first test register in response to said system clock. An at speed data launch pulse is applied to the first test register in response to said system clock. The data from the first register is input to a logic path in response to applying the at speed data launch pulse to the first test register. An at speed data capture pulse is applied to a second test register in response to the system clock. The output from the logic path is input to the second test register in response to applying the at speed data capture pulse to the second test register. A long data launch pulse is applied to the second test register in response to the system clock. An additional embodiment includes a system for performing AC self-test on an integrated circuit that includes a system clock.Type: ApplicationFiled: December 30, 2005Publication date: October 26, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John Flanagan, Jay Herring, Tin-Chee Lo
-
Patent number: 7076676Abstract: A design and method of using a group write slave and a sequence alignment logic module including an identification stage, the identification stage having a first ID input, a second ID input, an ID AND gate, and an ID comparator, a select stage, the select stage having a first select input port, a group write comparator, an individual select comparator, an OR gate and a select AND gate, a Slave Module, wherein the Slave Module includes a group wait signal and a group rearbitrate signal and a sequence alignment logic module which includes a gated logic portion having logic circuitry constructed so as to create a sequence alignment logic module output signal by sequencing and combining the plurality of sequence alignment logic module input signals so as to represent the slowest of the sequence alignment logic module input signals.Type: GrantFiled: September 24, 2004Date of Patent: July 11, 2006Assignee: International Business Machines CorporationInventors: Tin-chee Lo, Yuk-Ming Ng, Anil S. Keste
-
Patent number: 7058866Abstract: A method for performing AC self-test on an integrated circuit, including a system clock for use during normal operation. The method includes applying a long data capture pulse to a first test register in response to the system clock, and further applying at an speed data launch pulse to the first test register in response to the system clock. Inputting the data from the first register to a logic path in response to applying the at speed data launch pulse to the first test register. Applying at speed data capture pulse to a second test register in response to the system clock. Inputting the output from the logic path to the second test register in response to applying the at speed data capture pulse to the second register. Applying a long data launch pulse to the second test register in response to the system clock.Type: GrantFiled: April 24, 2002Date of Patent: June 6, 2006Assignee: International Business Machines CorporationInventors: John D. Flanagan, Jay R. Herring, Tin-Chee Lo
-
Publication number: 20050229052Abstract: An autonomous error recovery approach is provided for a memory device of a computing system. In response to a request for data, addressed data and associated control information of the memory device are tested for error. If error is detected, the contents of an addressed storage compartment of a second memory device are automatically retrieved and provided responsive to the request. As an example, the memory device may be a cache and the second memory device may be main memory for the computing system.Type: ApplicationFiled: April 7, 2004Publication date: October 13, 2005Applicant: International Business Machines CorporationInventors: Sandeep Brahmadathan, Tin-chee Lo, Jeffrey Turner
-
Patent number: 6931492Abstract: A method is disclosed for instructing a computing system to allocate a trace array from an original cache memory, where the method includes dividing the original cache memory into a reduced-size cache memory and a trace array, permitting storage of trace signal data into the trace array, and permitting retrieval of the trace signal data from the trace array.Type: GrantFiled: November 2, 2001Date of Patent: August 16, 2005Assignee: International Business Machines CorporationInventors: David B. Fox, Joseph M. Hoke, Tin-Chee Lo
-
Patent number: 6910165Abstract: A system and method for generating random noise for use in testing electronic devices comprises a first random pattern generator circuit for generating first sets of random bit pattern signals; one or more delay devices each receiving a trigger input signal and a random bit pattern signal set for generating in response a respective delay output signal, each delay output signal being delayed in time with respect to a respective trigger signal, a delay time being determined by the bit pattern set received; and, an oscillator circuit device associated with a respective one or more delay devices for receiving a respective delay output signal therefrom and generating a respective oscillating signal, each oscillator signal generated being used to generate artificial random noise for emulating a real noise environment in an electronic device.Type: GrantFiled: February 28, 2001Date of Patent: June 21, 2005Assignee: International Business Machines CorporationInventors: Howard H. Chen, Li-Kong Wang, Louis L. Hsu, Sang H. Dhong, Tin-chee Lo
-
Publication number: 20050060494Abstract: A method of writing to cache including initiating a write operation to a cache. In a first operational mode, the presence or absence of a write miss is detected and if a write miss is absent, writing data to the cache and if a write miss is present, retrieving the data from a further memory and writing the data to the cache based on least recently used logic. In a second operational mode, the cache is placed in a memory mode and the data is written to the cache based on an address regardless of whether a write miss is present or absent.Type: ApplicationFiled: September 17, 2003Publication date: March 17, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Krishna Desai, Anil Keste, Tin-Chee Lo, Thomas Needham, Yuk-Ming Ng, Jeffrey Turner
-
Publication number: 20050038974Abstract: A design and method of using a group write slave and a sequence alignment logic module including an identification stage, the identification stage having a first ID input, a second ID input, an ID AND gate, and an ID comparator, a select stage, the select stage having a first select input port, a group write comparator, an individual select comparator, an OR gate and a select AND gate, a Slave Module, wherein the Slave Module includes a group wait signal and a group rearbitrate signal and a sequence alignment logic module which includes a gated logic portion having logic circuitry constructed so as to create a sequence alignment logic module output signal by sequencing and combining the plurality of sequence alignment logic module input signals so as to represent the slowest of the sequence alignment logic module input signals.Type: ApplicationFiled: September 24, 2004Publication date: February 17, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tin-chee Lo, Yuk-Ming Ng, Anil Keste
-
Patent number: 6839861Abstract: An exemplary embodiment of the present invention is a method for transmitting data among processors over a plurality of parallel data lines and a clock signal line. A receiver processor receives both data and a clock signal from a sender processor. At the receiver processor a bit of the data is phased aligned with the transmitted clock signal. The phase aligning includes selecting a data phase from a plurality of data phases in a delay chain and then adjusting the selected data phase to compensate for a round-off error. Additional embodiments include a system and storage medium for transmitting data among processors over a plurality of parallel data lines and a clock signal line.Type: GrantFiled: July 30, 2001Date of Patent: January 4, 2005Assignee: International Business Machines CorporationInventors: Joseph Michael Hoke, Frank D. Ferraiolo, Tin-Chee Lo, John Michael Yarolin
-
Patent number: 6836840Abstract: A design and method of using a group write slave and a sequence alignment logic module including an identification stage, the identification stage having a first ID input, a second ID input, an ID AND gate, and an ID comparator, a select stage, the select stage having a first select input port, a group write comparator, an individual select comparator, an OR gate and a select AND gate, a Slave Module, wherein the Slave Module includes a group wait signal and a group rearbitrate signal and a sequence alignment logic module which includes a gated logic portion having logic circuitry constructed so as to create a sequence alignment logic module output signal by sequencing and combining the plurality of sequence alignment logic module input signals so as to represent the slowest of the sequence alignment logic module input signals.Type: GrantFiled: July 30, 2001Date of Patent: December 28, 2004Assignee: International Business Machines CorporationInventors: Tin-chee Lo, Yuk-Ming Ng, Anil S. Keste
-
Publication number: 20030204800Abstract: An exemplary embodiment of the present invention is a method for performing AC self-test on an integrated circuit that includes a system clock for use during normal operation. The method comprises applying a long data capture pulse to a first test register in response to said system clock. An at speed data launch pulse is applied to the first test register in response to said system clock. The data from the first register is input to a logic path in response to applying the at speed data launch pulse to the first test register. An at speed data capture pulse is applied to a second test register in response to the system clock. The output from the logic path is input to the second test register in response to applying the at speed data capture pulse to the second test register. A long data launch pulse is applied to the second test register in response to the system clock. An additional embodiment includes a system for performing AC self-test on an integrated circuit that includes a system clock.Type: ApplicationFiled: April 24, 2002Publication date: October 30, 2003Applicant: International Business Machines CorporationInventors: John D. Flanagan, Jay R. Herring, Tin-Chee Lo